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ABSTRACT
In spite of the great progress in performance achieved during the last few years, GaN high
electron mobility transistors (HEMTs) still have several important issues to be solved for
millimeter-wave (30 ~ 300 GHz) applications. One of the key challenges is to improve its high
frequency characteristics. In this thesis, we particularly focus on fT and fma, two of the most
important figures of merit in frequency performance of GaN HEMTs and investigate them both
analytically and experimentally. Based on an improved physical understanding and new process
technologies, we aim to demonstrate the state-of-the-art high frequency performance of GaN
HEMTs. To maximize fmax, parasitic components in the device (Ri, R, Rg, Cgd, and go) are
carefully minimized and the optimized 60-nm AlGaN/GaN HEMT shows a very high fmax of 300
GHz. The lower-than-expected fT observed in many AlGaN/GaN HEMTs is attributed to a
significant drop of the intrinsic transconductance at high frequency (RF gm) with respect to the
intrinsic DC g. (called RF gm-collapse). By suppressing RF gm-collapse and harmoniously
scaling the device, a record fT of 225 GHz is achieved in the 55-nm AlGaN/GaN HEMT.
Another important challenge for the wide adoption of GaN devices is to develop suitable
technology to integrate these GaN transistors with Si(100) electronics. In this thesis, we
demonstrate a new technology to integrate, for the first time, GaN HEMTs and Si(100)
MOSFETs on the same chip. This integration enables the development of hybrid circuits that
take advantage of the high-frequency and power capability of GaN and the unsurpassed circuit
scalability and complexity of Si electronics.
Thesis supervisor: Tomis Palacios
Title: Associate Professor of Electrical Engineering
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Chapter 1. Introduction
1.1. History of GaN research
During the last 20 years, there has been an explosive evolution of nitride semiconductors (GaN,
AlN, InN, and their alloys) in both optoelectronics and electronics. Remarkable breakthroughs
achieved by numerous researchers and the unique properties of nitride semiconductors such as a
direct bandgap tunable from 6.2 eV (AlN) down to 0.7 eV (InN), piezoelectricity, polarization
[1], large breakdown voltage [2], biocompatibility [3], and high chemical and thermal stability [4]
enabled this material system to be the prime choice for blue light emitting diodes (LEDs), blue
laser diodes, and high-frequency high-power electronics.
Figure 1-1 describes some of the major breakthroughs in nitride growth and technology in the
early years [5]. What initially brought the nitrides to the realm of semiconductors for device
applications could be the success in growing crystalline GaN on a sapphire substrate by hydride
vapour-phase epitaxy (HVPE) in 1969 [6]. This event greatly inspired many researchers and
foster the GaN research in its early stage of development. GaN was perceived as the best
material for the fabrication of blue LEDs. However, in the late 1970s, the GaN research
community faced challenges in growing high quality epitaxial films and, specially, producing p-
type GaN. As a result, the activity on GaN research slowly declined in this period. This
stagnation, however, did not last long. Two important milestones reignited GaN research: the
growth of high-quality single crystal GaN with a specular crack-free surface by Amano et al. in
1986 [7] and the discovery of a way to produce p-type GaN by Amano et al. in 1989 [8] and
Nakamura et al. in 1992 [9]. As shown in Figure 1-1, these two breakthroughs were an important
inflection point for nitride semiconductor research. The great improvement and superior
performance of the devices were instantly followed first in optoelectronics. Amano et al.
demonstrated the first GaN LED with a p-n junction in 1989 [8]. Then, Nakamura et al. built on
this work and optimized the design and process which led to a hike in device efficiency and
enabled Nichia to launch the first commercial nitride-based LEDs in 1993 [5]. He also
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Figure 1-1. Number of publications (based on INSPEC search) and activities of GaN research in the
early years (modified from [5]). Marked events indicate when they were first achieved. GaN research in
both optoelectronics and electronics progressed rapidly after demonstrating the growth of high quality
GaN and conductivity control of both p- and n-type GaN in the early 1990s.
demonstrated the first nitride-based laser diode in 1996 [10]. Continuous achievements in recent
years significantly boosted the power and efficiency of GaN optoelectronic devices and finally
opened multibillion dollar industry.
In parallel to the revolution in optoelectronics, the high material quality enabled by optimized
growth reactors was able to trigger intense research on GaN for electronic applications. One of
the most widely studied electronic devices was the AlGaN/GaN high electron mobility transistor
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B (AGaAsInGaAs) (InAaAsnVnGaAs) SBandgap(E,,) IeV 1.11 1.42 t 1.35 t3.26 3.39
Critical breakdownfield MV/cm 0.3 0.4 0.5 3.0 3.3
Saturated (peak) electron x 107 1.0 1.3 1.0 2.0 1.3
velocity cm/s (1.0) (2.1) (2.3) (2.0) (3.0)
Electron mobility at 300 K cm2Ns 1350 8500 5400 700 2000
Table 1-1. Some of the outstrip material properties of GaN compared to other semiconductor families.
(HEMT). This device attracted considerable attention soon after its excellent transport property
was first reported in 1991 [11]. The AlGaN/GaN HEMT has unique and superior properties such
as large sheet charge density (- 1 x 1013 /cm 2), high peak electron velocity (- 3.0 x 107 cm/s),
high breakdown field strength (- 3.3 MV/cm) and good thermal conductivity (> 1.5 W/cm-K).
Since GaN is one of the few materials that can achieve high breakdown voltage and high electron
velocity at the same time as shown in Table 1-1, it is particularly promising for RF power
amplifiers. In only 20 years, AlGaN/GaN HEMTs have evolved tremendously from the initial
devices with less than 50 mA/mm of output current and virtually no high frequency performance
[12], to world-wide commercialization as power amplifiers in the microwave spectrum (1 ~ 30
GHz). The excellent intrinsic properties of nitride semiconductors make them one of the best
options for high-frequency high-power applications and AlGaN/GaN HEMTs have already
shown an output power density of 32.2 W/mm at 4 GHz [13], 13.7 W/mm at 30 GHz [14], and
2.1 W/mm at 80.5 GHz [15] far surpassing other technologies (e.g. Si, GaAs, InP). Recently,
Toshiba announced a commercial C-band (4 ~ 8 GHz) GaN HEMT that nearly doubles the gain
compared to GaAs power amplifier [16].
1.2. Millimeter-wave GaN HEMTs
The rapidly growing wireless communication market and demanding military applications
continuously require high-efficiency high-power GaN devices. Figure 1-2 shows required output
power and operating frequency of RF power amplifiers for several military and civil applications.
Different material systems (e.g. Si, SiGe, GaAs, InP) allow us to fulfill different requirements.
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Figure 1-2. Required output power and operating frequency of RF power amplifiers for different military
and civil applications. Different semiconductor materials are needed depending on the specific power and
frequency requirements.
Due to the excellent properties of GaN, GaN can cover most of the requirements and offer
superior performance to any other semiconductor in power amplifiers. For example, next
generation cell phones and broadband satellite communications require amplifiers driving high
power to reduce their size and operating at high frequencies to increase data transmission rate.
From this point of view, wide bandgap material such as GaN is desirable because the ultimate
breakdown field is determined by band-to-band impact ionization and its high electron velocity
enables high frequency operation of the device. Although SiC shows comparable bandgap and
breakdown field as GaN, GaN has an advantage over SiC in that GaN can be used to fabricate
high electron mobility transistors (HEMTs) while SiC can only be used to form metal
semiconductor field effect transistors (MESFETs). The HEMT structure allows higher electron
mobility due to its reduced ionized impurity scattering as will be discussed in Chapter 2.
Figure 1-3 plots two typical figures of merit in high-frequency high-power applications,
breakdown voltage and operating frequency (or current-gain cutoff frequency fT), for various
semiconductor material systems [17]. There is a trade-off between breakdown voltage and
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Figure 1-3. Breakdown voltage (Vbk) and operating frequency (fT) of different material systems (modified
from [17]). GaN HEMTs have a tremendous potential to outperform other competing materials for high-
frequency high-power applications.
operating frequency, and in each material system this trade-off is characterized by its Johnson
figure of merit [18]. The Johnson figure of merit is the product of the saturation velocity and
critical electric field by the impact ionization initiated breakdown and it is a measure of
suitability for high frequency power device applications. Among the various material systems
typically used in power amplifiers, GaN HEMTs have already demonstrated the highest
breakdown characteristics at frequencies up to 100 GHz and we can also expect higher
breakdown behaviors at millimeter-wave (mm-wave) frequencies (30 ~ 300 GHz) by following
the trade-off line (Johnson figure of merit) of GaN as shown in Figure 1-3. To understand what
limits the high frequency performance of GaN transistors and to demonstrate state-of-the-art fr-
vs.-Vbk results are some of the main motivations of this project.
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Figure 1-4. Evolution of the fr and f,,. in AlGaN/GaN HEMTs. Only the highest values reported in each
year were plotted. In this work, we demonstrate state-of-the-art fr of 225 GHz and f,,, of 300 GHz in
AlGaN/GaN HEMTs.
The excellent material properties of nitride semiconductors in conjunction with novel
fabrication technologies have allowed very fast progress in the high frequency performance of
GaN HEMTs. Figure 1-4 shows the evolution of frequency performance in AlGaN/GaN HEMTs
over the last 15 years. In 1994, Khan et al. reported the first small-signal high frequency
performance of an AlGaN/GaN transistor with 0.25 pm gate length [19]. This transistor showed
a current-gain cutoff frequency (fr) of 11 GHz and a power-gain cutoff frequency (fm.) of 35
GHz. In 1997, Wu et al. demonstrated fT of 50 GHz and anfa, of 92 GHz in a device with a gate
length of 0.2 sm [20]. In 2000, Micovic et al. improved frequency performance of AlGaN/GaN
HEMTs to an extrinsic fT of 110 GHz and f,ax over 140 GHz with 0.05 gm gate length [21]. In
2002, Kumar et al. obtained fT of 121 GHz and fax of 162 GHz with the gate length of 0.12 Rm
[22]. In 2005, Palacios et al. reportedfr of 163 GHz andfax of 185 GHz with a gate length of 90
nm using Ge-spacer technology [23]. In 2006, Palacios et al. further increased f,,ax to 230 GHz
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Figure 1-5. High frequency performance of deep-submicron GaN transistors reported in the literature.
There is a very large variation of reported fT in the literature even with the same Lg, as well as a
considerable deviation offr from its ideal 1 / Lg scaling behavior.
with a gate length of 100 nm using InGaN back-barrier [24]. In the same year, Higashiwaki et al.
achievedfT of 181 GHz by scaling the gate length to 30 nm [25]. Finally in 2008, Higashiwaki et
al. fabricated thin barrier AlGaN/GaN HEMTs with 60 nm gate length and demonstrated fT of
190 and fnax of 251 GHz [26]. Throughout this thesis work, we demonstrate new record fT and
fiax of 225 GHz and 300 GHz, respectively in 2010 and add new points to Figure 1-4.
Although these results are excellent, there are still important issues that need to be overcome to
further increase the performance of GaN HEMTs at mm-wave frequencies. One of the biggest
challenges in mm-wave GaN HEMTs is that the typical frequency performance of these devices,
as measured by the current-gain cutoff frequency (fr) and the power-gain cutoff frequency (fnax),
is lower than what the intrinsic material properties predict. Figure 1-5 shows fT values reported in
the literature as a function of gate length (Lg), compared to the calculated fT behavior from ideal
gate length scaling. There is a large variation of reportedfT in the literature even with the same Lg
........... ................ 4 .z............
and the reported fT values are significantly lower than their expected values, especially for the
shorter gate lengths. Since f,, is a function of fT, we also observe a large variation of the fm',
values reported by different groups and a considerable discrepancy between measured and
expected fx. Several hypotheses have been proposed to explain the lower-than-expected
frequency performance. Some of them include short-channel effects in scaled devices [27],
parasitic charging delay associated with the access regions [28], much larger effective gate
length than the lithographic gate length [29], and degradation of the gate modulation efficiency
by interface defects and traps [30]. However, it is still not clear which one of these effects is
primarily limiting high frequency performance of GaN HEMTs and more detailed and systematic
understanding is needed to identify solutions to this problem.
1.3. Integration of GaN and Si electronics
Another important challenge (and opportunity) in GaN HEMTs is their integration with silicon
electronics. Over the last 50 years, Si electronics has revolutionized our world and one of the
main drivers for this revolution has been Moore's law. One of the several possible interpretations
of Moore's law states that the number of transistors on an integrated circuit (IC) doubles about
every two years and this trend has hold for the last half a century [31][32]. However, as the
device size gets smaller and smaller, it becomes more and more difficult and expensive to keep
up with Moore's law. Physical limits of atomic structures and power density could limit device
scaling by 2020 [33]. Thus, we need to find out alternative ways to keep increasing the circuit
performance and functionality besides simply scaling down the device size. One way around the
size limitation is to introduce new semiconductor materials. There are several material systems
that offer better performance than silicon and by integrating them into Si ICs on an as-needed
basis, one can expect higher performance as well as new functionalities and flexibilities. The
compound semiconductor materials on silicon (COSMOS) program of the U.S. defense
advanced research projects agency (DARPA) represents an excellent example of efforts to
integrate InP HBTs and Si CMOS electronics [34]. However, in spite of the great commercial
and military interest in nitride electronics, no work has been done on the integration of nitride
semiconductors and Si CMOS electronics.
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Figure 1-6. Summary of some of the many applications of nitride semiconductors.
GaN is one of the most promising candidates for the heterogeneous integration with Si. GaN
has unique properties in both electronics and optoelectronics that Si cannot achieve. While Si
electronics has shown unsurpassed levels of scaling and circuit complexity, GaN devices offer
excellent high frequency/power performance as well as outstanding optoelectronic properties. In
addition, GaN technology is matured enough for commercial applications and it is already
widely used in a variety of fields such as solid-state lighting, power electronics, and energy
harvesting devices as shown in Figure 1-6. The combination of the excellent properties of GaN
with the low cost/high integration capabilities of Si technology would allow unprecedented
device performance and flexibility, as well as new circuit functionality.
1.4. Project goal and thesis outline
This thesis has two main goals. The first one is to identify the main problems that limit the high
frequency performance of GaN transistors and demonstrate novel solutions to overcome them.
To understand the high frequency limitations of GaN transistors and to demonstrate state-of-the-
art devices, we have performed a combination of systematic analysis of device characteristics
.... ----- .. . .. ................................................................ -- - - -- __-___ ....... ...   
and development of advanced fabrication technologies. The second goal is to demonstrate the
first integration of high performance GaN transistors with silicon (100) electronics on the same
wafer through a scalable technology.
The thesis is organized as follows:
In chapter 2, the basic operation principles of GaN HEMTs are outlined. The important
concepts and figures of merit of DC and RF characteristics are described. Also, a concise
description of the standard fabrication process is provided.
In chapter 3, the fm, of GaN transistors fabricated at MIT is optimized thanks to the
development of new processing technologies that minimize parasitic components in the device
operation. These technologies combined a low-damage gate recess, scaled device geometry, and
recessed source/drain ohmic contacts to simultaneously enable minimum short-channel effects
(i.e. low output conductance, g,) and very low parasitic resistances. AlGaN/GaN HEMTs on a
SiC substrate with record f,, are demonstrated. For example, a 60-nm gate-length HEMT with
recessed AlGaN barrier exhibited excellent go of 10.4 mS/mm, Ron of 1.1 ~ 1.2 Q-mm, andf., of
300 GHz with a breakdown voltage of - 20 V. The obtained f,. is the highest reported to date
for any nitride transistor. The accuracy of the f, value is verified by small-signal modeling
based on carefully extracted S-parameters.
In chapter 4, advanced processing technologies are developed to demonstrate state-of-the-art fT
in GaN transistors. The lower-than-expected frequency performance observed in many
AlGaN/GaN HEMTs is attributed to a significant drop of the intrinsic small-signal
transconductance (RF g.) with respect to the intrinsic DC g,,. To reduce this RF g,-collapse and
improve high frequency performance, we have developed a new technology based on a
combination of vertical gate-recess, oxygen plasma treatment, and lateral gate-etch technique
which resulted in AlGaN/GaN HEMTs with a record fT of 225 GHz for a gate length of Lg = 55
nm, and 162 GHz for an Lg of 110 nm.
In chapter 5, the first on-wafer integration of Si(100) MOSFETs and GaN HEMT is
demonstrated. A new layer transfer technology based on wafer bonding and etch-back process
was developed to enable on-wafer integration of both Ga- and N-face GaN HEMTs with Si(100)
electronics. Using this technology, GaN and Si devices separated by less than 5 rim from each
other have been fabricated, which is suitable for building future heterogeneous integrated circuits.
In chapter 6, summary and conclusions are presented. Future work to further expand the
frequency performance of AlGaN/GaN HEMTs beyond mm-wave frequencies is discussed. Also,
research directions to investigate RF gm-collapse and to improve the integration technology are
provided.
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Chapter 2. Basics of GaN HEMTs
2.1. DC analysis
The High Electron Mobility Transistor (HEMT) is a field effect transistor incorporating a
heterojunction between two layers of dissimilar crystalline semiconductors with different band
gaps. The first HEMT was developed by Mimura et al. in 1980 [1] and the first commercial
HEMT was used as a cryogenic low-noise amplifier for the radio telescope in 1985 which later
discovered new interstellar molecules in the Taurus Molecular Cloud about 400 light years away
[2]. The most important feature of the HEMT is the two-dimensional electron gas (2DEG), a gas
of electrons which is induced at the heterojunction interface. Figure 2-1(a) shows the schematic
of the widely studied AlGaAs/GaAs HEMT in which the wider band gap AlGaAs layer is n-
doped to provide electrons to the 2DEG at the interface. The excess electrons in the AlGaAs
layer diffuses toward the adjacent narrower band gap GaAs layer due to its lower energy level.
The diffusion of these electrons creates an electric field in the direction to oppose the electron
movement. The electron diffusion and electron drift balance each other, creating a junction at
equilibrium similar to a p-n junction. Thus, electrons now reside in undoped narrower band gap
GaAs layer forming the 2DEG. The 2DEG is tightly confined in the direction perpendicular to
the heterojunction interface, however free to move in the parallel direction. The main advantage
of the 2DEG in HEMTs is its higher electron mobility than in other field effect transistors such
as metal-oxide-semiconductor field effect transistor (MOSFET) and metal-semiconductor field
effect transistor (MESFET). The physical separation of the dopants (e.g. in the AlGaAs layer)
from the mobile carrier electrons (e.g. in the GaAs layer) allows the 2DEG in HEMTs to have
reduced ionized impurity scattering and high mobility.
In nitride semiconductors, a commonly used material combination for HEMT structures is an
AlGaN barrier and a GaN channel layer as shown in Figure 2-1(b). The AlGaN/GaN system
benefits not only from its high electron mobility (- 2000 cm2 V-s) but also from the high 2DEG
density (~ 1013 cm 2 ) thanks to the large conduction band discontinuity between AlGaN and
GaN. Contrary to AlGaAs/GaAs devices, the high 2DEG density is not induced by doping, but
(a) (b)
0Tsur+
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Substrate Substrate
(e.g. GaAs) (e.g. SiC)
EFEc EFEc
Figure 2-1. Schematic cross-section of (a) AlGaAs/GaAs and (b) AlGaN/GaN heterostructure with
associated conduction band diagrams. The 2DEG in AlGaAs/GaAs system is provided from the n-doped
AlGaAs layer by the balance of electron drift/diffusion while the 2DEG in AlGaN/GaN system is
produced by donor-like AlGaN surface states with the polarization field inside AlGaN layer. Intentional
doping is not necessary to form the 2DEG in AlGaN/GaN system.
by donor-like surface states at the AlGaN surface facilitated by spontaneous and piezoelectric
polarization electric field inside the AlGaN layer [3]. The 2DEG density in this case is mainly
determined by the thickness of AlGaN layer and the amount of aluminum percentage in it.
Figure 2-2 shows a schematic cross-section of a standard AlGaN/GaN HEMT. The current
flows from the drain to the source ohmic contacts, and it is controlled by the voltage in the
Schottky gate electrode, which varies the 2DEG density. Accurate modeling of carrier transport
in AlGaN/GaN HEMTs typically requires solving the SchrOdinger and Poisson equations, and
sometimes even time-consuming Monte Carlo simulations. However, massive computational
modeling/simulation can sometimes obscure the important physical concepts behind the HEMT
operation. As an engineer, it is important to have an insight to solve practical challenges timely
with an eye toward identifying problems and optimizing performance. In this regard, to develop
equations that are compact enough to allow general analysis and problem solving is very useful.
Therefore, in this section we will focus on a relatively simple analytical form, yet sufficient to
estimate practical operation of GaN HEMTs. For the simple analytical model, the linear charge
control approximation, the gradual channel approximation, and two-piece linear velocity-field
model are used.
. .................................. ........
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Figure 2-2. Schematic cross-section of a standard AlGaN/GaN HEMT.
2.1.1. Charge control model
The charge distribution in HEMTs is determined by electrostatics and varied by applying a
voltage to the gate electrode. A one-dimensional charge control model describes the behavior of
the charge in the direction perpendicular to the heterojunction interface as a function of the gate
voltage. Figure 2-3 illustrates a schematic diagram of an AlGaN/GaN HEMT structure along
with resulting charge distribution and band diagram. From the point of view of charge control,
the main difference between AlGaN/GaN HEMTs and conventional HEMTs is the origin of the
electrons in the 2DEG. In conventional HEMTs, the channel electrons are provided by the
intentionally doped barrier layer, while in AlGaN/GaN HEMTs they come from donor-like
surface states. Under linear charge control approximation, the 2DEG charge density is given by
qns = C(VGS - Vth) (2~1)
where q is the electronic charge, ns is the 2DEG carrier density, C is the gate capacitance per unit
area, and the Vh is the threshold voltage. The 2DEG is assumed to behave as a perfect two-
dimensional sheet whose centroid is placed at a distance Ad from the heterointerface (Ad ~ 20 A
for AlGaN/GaN system [4]). The physical origin of Ad is the spread of the 2DEG wave function
at the AlGaN/GaN interface and C is given by
............. 
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Figure 2-3. (a) Schematic cross-section of a standard AlGaN/GaN heterostructure along with (b) the
charge distribution and (c) the conduction band diagram. asur* is the positively ionized surface state
charge and up is the polarization induced charge.
.... . ........ ................. . _ :: . .....  - :: ............... ..   ........
EC = dAlGaN+ Ad
where e is the dielectric constant between the AlGaN surface and the 2DEG, and dAIGaN is the
AlGaN barrier thickness. The threshold voltage Vh is the gate voltage required to completely
deplete the 2DEG carrier density (ns = 0) at the source end of the gate. Vh can be given by
following the energy bands from the Fermi level in the metal to the lowest level of the triangular
quantum well in the GaN and
Vthl = 0 B~p ' AlGaN A E (2-3)E q
where <PB is the Schottky barrier height, AEc is the conduction band discontinuity, and up is the
net polarization charge at the AlGaN/GaN interface (Up = Up,AlGaN - Up,GaN). Thus, by substituting
Eq. (2-2) and Eq. (2-3) into Eq. (2-1), the 2DEG charge density at the source end of the gate as a
function of gate voltage VGS can be written as
qns = d F VGS - OB + + A (2-4)
d AlGaN + Ad Eq
2.1.2. Velocity-field relationship
In general, the drift velocity of carriers at high electric fields deviates from the linear
relationship observed at low fields. Figure 2-4 shows a plot of average electron drift velocity as a
function of applied electric field for several semiconductors [5]. The drift velocity in
AlGaN/GaN HEMTs, for example, peaks at approximately 3 x 107 cm/s at an electric field of
about 160 kV/cm and then decreases. At even higher electric fields, the drift velocity becomes
saturated as in the case of GaAs to a value of about 1 x 107 cm/s (not shown in Figure 2-4). The
slope of the drift velocity versus electric field is the differential mobility and the negative
differential mobility at high electric field is mainly due to the intervalley electron transfer [6].
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Figure 2-4. Carrier velocity vs. electric field for several semiconductors [5].
Typically, such a velocity-field relationship can be simplified by two-piece linear velocity-field
model as shown in Figure 2-5.
V =YE(x)
Vsat
for E(x) < E,
for E(x) > Ec (2-5)
where p is the low field mobility, E(x) is the channel electric field, Ec is the critical electric field
for the velocity saturation, and vsat is the carrier saturation velocity.
V
Vsat
model
E(x)
Figure 2-5. The velocity-field relationship
velocity-field model (v = pE(x) for E(x) < Ec
in AlGaN/GaN HEMTs is
and v = vsa, for E(x) > Ec).
simplified by two-piece linear
... .......... _ - .........  ............... .............
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Figure 2-6. Schematic cross-section of the AlGaN/GaN HEMT structure used in this chapter to analyze
the operating principle of GaN transistors. Extrinsic source and drain access regions are neglected and the
origin of x-axis is set to the source end of the gate.
2.1.3. DC characteristics
The intrinsic AlGaN/GaN HEMT is divided into two regions as shown in Figure 2-6, namely
the linear region (Region I) and the velocity saturation region (Region II). During the device
operation, a drain bias is applied and an x-dependent potential V(x) (or E(x) = dV(x)/dx) exists
along the channel. In Region I, the electric field E(x) is smaller than the critical electric field Ec
(E(x) < E) and the electron drift velocity follows v = ,uE(x). The boundary between Region I and
Region II is set to the point where the magnitude of the electric field reaches the critical value Ec.
In Region II, E(x) is high enough (E(x) > E) for the electrons to travel with their saturation
velocity vsat.
The drain current IDs normalized to the gate width at any position x can be expressed as
IDs = qns(x)v(x) (2-6)
By taking into account the channel potential V(x) between the position x and the source end of
the gate, the 2DEG charge density is given by
qns = C(VGS - Vth - V(X)) (2-7)
............ . . ................ . .................................... . ............
In the Region I (E(x) < Ec), substituting Eq. (2-5) and Eq. (2-7) into Eq. (2-6) leads to
IDS = C(VGS - th ~ (x)) ' y (2-8)
= dx
Rearranging the result yields a differential equation with separated variables, and integrating it
over the Region I gives,
IDS = " [vGS - Vth)V(x) - V(X) 2] (2-9)x 2
When the applied drain bias is small, the Region I extends over the entire channel and by
substituting x = Lg and V(x) = VDS, the drain current in the linear region of an AlGaN/GaN
HEMTs can be written as
VDS 2 1
IDS,un = VGS - Vth) VDS - 2(210)
Lg 2
The transconductance is defined as the rate of change in the drain current with respect to VGS and
can be obtained by differentiating Eq. (2-10) with respect to VGS.
[pC
9m,un = -VDS (2-11)L9
Now, if the applied drain bias is large enough to induce velocity saturation somewhere in the
channel, Eq. (2-10) no longer holds. To derive the drain current in the saturation region, we focus
on the boundary condition between Region I and Region II. In Eq. (2-9), solving for V(x) and E(x)
gives,
V(x) = VGS - th - (VGS - Vth)2 - 2 DSx (2-12)
E dV(x) IDS
dx PyC (VGS - Vth) 2 _ 2_Dsx (2-13)
ItC
At the boundary between Region I and Region II where x = lc, the saturation velocity vsat needs to
satisfy vsa, = uE(1e) = uEc following the two-piece linear velocity-field model. Thus, from Eq. (2-
13) the drain current in the saturation region in AlGaN/GaN HEMTs can be calculated as
IDS,sat = VsatC [I(VGS - Vth) 2 + (cEc) 2 - IcEc (2-14)
The saturation current is primarily controlled by the gate voltage VGS. The transconductance in
the saturation region is obtained by differentiating Eq. (2-14) with respect to VGS.
VGS ~-t
9m,sat = VsatC V - )2 (2-15)
V(VGS ~ Vth )2 + (IcEc)2
In short gate length devices, le becomes small and Eq. (2-14) and Eq. (2-15) reduce to
IDS,sat = vsatC(VGS - Vth) (2-16)
9m,sat ~ VsatC (2-17)
It is noted that the saturation velocity vsar can be replaced by the ballistic velocity vo when the
device operates in the ballistic region.
It should be noted that only the intrinsic part of AlGaN/GaN HEMT has been considered so far.
The effect of the extrinsic components, such as source and drain resistances (Rs and RA), can be
included by redefining VGS and VDS as
VGS VGS,ext - IDsRs (2-18)
VDS = VDS,ext - IDS(Rs + Rd) (2-19)
where VGS,ext and VDs,ext are externally applied voltages to the gate and drain electrodes,
respectively.
2.2. RF analysis
As the operating frequency of the device increases to the microwave range (f = 300 MHz ~
300 GHz, A = c If = I m ~1 mm), standard circuit theory generally cannot be used directly to
analyze the device and circuit. At such high frequencies, the wavelength of the signal is
comparable to the physical dimension of the device and there exists appreciable phase shift in
voltage or current over the physical extent of the device. The device can be analyzed by solving
the complete Maxwell's equations, however it is mathematically complicated and often provides
more information than what we need for most practical purposes. We are typically interested in
terminal quantities such as voltage and current. For this purpose, the two-port network concept
and associated small-signal equivalent circuit model are typically used to describe microwave
transistors and to analyze frequency performance of the device.
Port 1 Two-port Port 2
(Signal source) (Active device) (Load)
Zs 11 12
Vs v1 V2  ZL
Figure 2-7. A microwave transistor (active device) regarded as a two-port network with signal source and
load.
2.2.1. Two-port network
Any active device, including microwave AlGaN/GaN HEMTs, can be treated as a two-port
network as shown in Figure 2-7. Port 1 refers to the input connected to a signal source consisting
of a voltage source Vs and a source impedance Zs. Port 2 is the output connected to a load
impedance ZL. The input and output currents of the two-port network are denoted as ii and i2,
while the input and output voltages are v1 and v2. The two-port network analysis considers the
active device as a black box whose input and output voltages and currents can be measured at
each port. These terminal quantities can be related to several important figures of merit to
characterize any active device. There is a number of parameter sets such as Y-, Z-, H-, or S-
parameters which contain essentially the same information, but represent it in a different way.
For example, the Y-parameters relate il, i2, vj, and v2 under ac short-circuit conditions as
[ 1 = Y11 Y12] [ 1]
i2 [21 Y22 9
S. Y11V + Y12V 2  i2 = Y 2 1 V 1 + Y22V2
Y11 = ~~ 1 2 22 =
V1 IV2 =0 V2 IV1=0 Vl V2=0 V2 V1=0
.. .........
Port 1 Two-port Port 2
(Signal source) (Active device) (Load)
a1  a 2
Gate Drain
b1 b2
Figure 2-8. Two-port network characterized by the incident (ai, a2) and reflected (bi, b2) waves (S-
parameters).
where yn and y22 are the input and output admittances, and Y12 and Y21 are reverse and forward
transfer admittances, respectively. Since the Y-parameters are more closely related to device
physics and conceptually easier to interpret than other parameter sets, they are widely used for
microwave devices. However, although Y-parameters are more easily interpretable, it is very
difficult to measure external voltages and currents and to realize the required short-circuit
terminations in the microwave range. Therefore, another set of parameters called S-parameters is
typically used to obtain the device information. Then, the measured S-parameters are converted
to Y-parameters to interpret its characteristics. The S-parameters are ratios of the powers of
travelling wave signals and can be measured directly with a vector network analyzer. During the
S-parameter measurement, each signal can be isolated by the termination with a matched load to
eliminate its reflection. The use of the-more-difficult-to-implement short- or open-circuit
terminations is, in that way, avoided. The S-parameters of a two-port network are expressed in a
similar manner to the Y-parameters. [bi 
_= [S 11 S1 2 1 [a 1
b2  Ls21  S22 ha 2]
b1 = sjai + s12a2 b2 = s21ai + S22a2
b1  b1 b2 b2
S11= S12 - S21 -S22 ~
a,1 output match a21 input match a, output match a21 input match
where a and b are the powers of incident and reflected waves as shown in Figure 2-8. sjj and S22
are the input and output reflection coefficients, and S12 and S21 are reverse and forward gains,
respectively. s11 and s21 are measured by terminating the output port with a matched load, while
S2 and S22 are extracted by terminating the input port with a matched load. The conversion
equations between the different sets of parameters (e.g. S- to Y-parameters) are given in
Appendix 1.
2.2.2. Small-signal equivalent circuit
The high frequency operation of the device is often studied in terms of the small-signal
equivalent circuit model. The small-signal implies that the magnitude of the signal voltage is on
the order kBT / q (- 26 mV at T = 300 K). Under such a small-signal condition, nonlinear
characteristics of a field-effect transistor such as an AlGaN/GaN HEMT can be linearized and
described by a linear small-signal equivalent circuit with lumped elements, as shown in Figure 2-
9. Each of the circuit elements has a physical origin in the device operation and their description
is listed in Table 2-1. Figure 2-10 illustrates a more complete view of the small-signal equivalent
circuit including parasitic pad capacitances and inductances.
Figure 2-9. Small-signal equivalent circuit elements for a HEMT structure (e.g. AlGaN/GaN HEMT).
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Figure 2-10. More comprehensive view of small-signal equivalent circuit of Figure 2-9. Extrinsic
parasitic pad capacitances and inductances are included. Intrinsic region of the device is highlighted by
the red dotted line.
........... ...._ .- .. ......
CT Gate-source capacitance Gate charge modulationby changing V s
Cyg Gate-drain capacitance Gate charge modulationby changing VDS
C, Drain-source capacitance Capacitance between drain and source (e.g. substrate capacitance)
R1  Input resistance Lumped representation ofdistributed channel resistances
-: Rgd Gate-drain resistance Complement ofR, to reflect symmetrical nature ofthe device
g,,, Transconductance Drain current gain with respect to the change ofgate voltage
r Transconductance delay Time delay between change of gate voltage and drain current
go Output conductance Variation ofdrain current by the change ofdrain voltage
Gate resistance Resistance ofgate metal strip along the gate current flow
Rd Drain resistance Resistance ofdrain access region and drain ohmic contact
W R. Source resistance Resistance ofsource access region and source ohmic contact
Table 2-1. Small-signal equivalent circuit components and their physical descriptions.
In a HEMT, the drain current IDS depends on both the gate-source voltage VGS and the gate-
drain voltage VDS. The change in IDS caused by small variations of VGS and VDS are defined as
transconductance (g,,) and output conductance (go), respectively.
dIDS
9M= (2-20)dVGS VDS=const.
g0 = (2-21)90 = 
-odVDSIVGS=const.
When the variation of VGS is too fast, IDS cannot be changed immediately since it takes time to
charge or discharge the associated gate capacitance across the depletion region to produce the
change in IDS. Thus, there exists delay time r between VGS and IDS. At such high frequencies the
frequency-dependent transconductance is given by
gm(w3) = gme J t ' (2-22)
where a2 = 27cf is the angular frequency, f is the operating frequency, and j is the imaginary unit.
On the other hand, the time delay for go is negligible because the origin of go is not related to
I
Term Physical description
charging and discharging of a capacitance, but is related to the leakage current between source
and drain contacts due to high electric field or short-channel effects.
The gate-source capacitance Cgs and the gate-drain capacitance Cgd describe the change of the
charge across the depletion region underneath the gate with varying VGS and VDs, respectively.
Due to the charge neutrality condition, the charges induced across the depletion region (Qdepl)
should be the same as the charges at the gate (QG) but with opposite polarity (QG = - Qdepl).
dQG
Cs = (2-23)dVGS VDS=const.
dQG
Cgd = dVos (2-24)dVsVGS=conlst.
The drain-source capacitance Cds represents the capacitance between the drain and the source
other than its extrinsic pad capacitance (e.g. substrate capacitance) and can be written as
d QD
CdS = (2-25)dVDs VGS=const.
where QD is the charge at the drain.
The input (or channel) resistance Ri is a lumped element representation of the distributed
channel resistances and it is associated with the time to charge and discharge Cgs. The gate-drain
resistance Rgd is a complement of Ri and reflects the symmetrical nature of the physical device in
the equivalent circuit especially when VDs is low (i.e. linear region).
The intrinsic elements Cgs, Cgi, Cds, Ri, Rgd, gm, r, and go, and extrinsic resistances Rs and Rd are
functions of the biasing conditions, whereas other extrinsic elements are independent of the
biasing conditions. It is noted that the bias dependency of the extrinsic resistances R, and Rd,
called dynamic access resistances, is one of the distinct properties of AlGaN/GaN HEMTs whose
effect needs to be considered in the small-signal equivalent circuit model [7].
Each element in the small-signal equivalent circuit can be correlated with the S-parameters (or
their transformed Y-parameters) discussed in the previous section and this relationship will be
pdiscussed in Chapter 4. By doing S-parameter measurements over a wide range of bias points,
the entire set of small-signal equivalent circuit elements are obtained, and therefore, the complete
device small-signal behavior can be characterized.
2.2.3. RF characteristics
To characterize the RF performance of AlGaN/GaN HEMTs we mainly focus on two of the
most important figures of merit at high frequency, the unity current-gain cutoff frequencyfT and
the unity power-gain cutoff frequency fm,. fTis the frequency at which the magnitude of short-
circuit current gain h 21 equals unity (or 0 dB) and f,,. is the frequency at which the unilateral
power gain U equals unity (or 0 dB).
At the current-gain cutoff frequency fT, the magnitude of current gain equals unity (1h21| = |i2 /
i I= 1) with the output short-circuited. Figure 2-11 shows the corresponding intrinsic part of the
small-signal equivalent circuit. The input current i1 and the output current i2 are given by
gs + gs
1 + 1 +g (2-26)jw -+ Ri j C + RgdIWoCgs ICgd
1
i2= gme Iwovgs = gmejWT ICgs Vgs (2-27)
1-+R.jwCgs +
The magnitude of the short-circuit current gain h2 1| is calculated as
(1+jw _______m____9|h21| = =2 1+Wg~g~m-'T9 (2-28)
h 1 jw(Cgs + Cgd) - W gs Cg d(Ri + Rgd) 2cf(Cgs + Cgd)
by considering that the term WRgdCgd is typically much less than unity and w(Cgs + Cgd) >>
(02CgsCgd(Ri + Rgd). Therefore, for h2 1=1, the intrinsic current gain cutoff frequencyfT is
fT = (2-29)2wr(Cgs + Cgd)
In short gate length devices, an alternative expression forfT, with a more direct physical meaning,
can be written by substituting g,, = VsatC = Vsat(Cgs+Cgd) I Lg from Eq. (2-17) (C is the gate
capacitance per unit area while (Cgs + Cgd) is the gate capacitance per unit gate width):
CVgs Cgs
VQ
IvR
Cgd Rgd
9AHVi
g me-IwT-v
Figure 2-11. Simplified intrinsic part of the small-signal equivalent circuit used to derive the analytical
expression offT.
Vsatf = 2 TL (2-30)
This expression shows that, to first order, the current-gain cutoff frequency can be maximized by
reducing the gate length and increasing the electron velocity. However, this expression of fT
ignores all the extrinsic circuit elements such as Rs, Rd, and go. These extrinsic elements often
limit the available fT especially when the gate length is very small. Taking into account the
extrinsic elements, a more rigorous form offT can be written as [8]:
9mfT = 2w(Cgs + Cgd)(1 + (Rs + Rd)go) + YmCgd(Rs + Rd) (2-31)
For the power-gain cutoff frequency fmax, both current gain and voltage gain need to be
considered. Figure 2-12 shows a simplified small-signal equivalent circuit commonly used to
estimate fmax. The short circuit current gain |h21| and the voltage gain |A,| of this circuit are readily
calculated as
|h2| = 121 = m __ fT
il 2TfCgs f (2-32)
vl I 2|A,|I= 1 =1
gm(ro//RL) 9m(ro//RL) _fT (To//RL)
1+&j2 Cgs2 (Rg+Ri)2 (Cgs(Rg + Ri) f (Rg + Ri) (2-33)
SRg i2
+ + +
Vgs cgs Tme.JTvgs
V1  go RL V2
Figure 2-12. Simplified intrinsic part of the small-signal equivalent circuit used to derive the analytical
expression offnax. The gate resistance Rg and output resistance RL are included due to their relevance.
where r, = 1/go. We can assume co2Cgs2(Rg + Ri)2 >> 1 for a device at high frequency. The
maximum power gain is obtained at the matched load case, when ro = RL. In this case, half of the
output current flows through the load resistor and the other half through the output resistance of
the device. Then the power gain |GpI at the load becomes
Ih211 2 1
G,| = AV I = (f(2-34)2 f ) 4g,(Rg + Rj)
Thus, for IGI=1, the power-gain cutoff frequencyfax is
fmax 1 (2-35)
a 2 g 0 (R + R)
The power gain cutoff frequency can be increased by improving fT, reducing go (or increasing
output resistance r, = 1/go), and minimizing Rg and Ri. A more complete form of fnax is given in
[9]:
fmnax 2 (Ri + R, + Rg)go + (2WrfT)RgCgd (2-36)
2.3. Fabrication technology
Nitride semiconductors are widely used in many applications due to their superior electrical
properties as well as excellent chemical and thermal stability. Such a high stability allows nitride
semiconductors to be very attractive for applications in harsh environments, for instance high
temperature and high pressure. However, because of its great stability, the device fabrication of
nitride semiconductors is quite challenging. For example, etching nitride-based material is not
straightforward. The lack of a reproducible wet etching technique forces the use of dry etching
such as chlorine-based plasma reactive ion etching. However, dry etching is commonly prone to
create surface damage and degrade electrical properties of nitride semiconductors. Forming good
ohmic contacts on nitride semiconductors is also difficult. The ohmic contact resistance is very
sensitive to the choice of metals (e.g. Ti, Al, Ni, Au, Mo, etc), their stacking order, and even
thickness. Patterning submicron gates by e-beam lithography on nitride semiconductors is
another difficulty due to the insulating nature of these materials and the large atomic mass of
gallium, which increases electron back-scattering.
In order to obtain a good device performance, it is imperative to have good device isolation,
low ohmic contact resistances, and reliable submicron gates. They are the most basic processing
steps to ensure reliable device operation and Figure 2-13 summarizes a standard process flow for
AlGaN/GaN HEMT fabrication. More advanced technologies to improve high frequency
performance of AlGaN/GaN HEMTs such as recessed ohmic, vertical gate-recess, oxygen
plasma treatment, lateral gate-etch technique will be introduced in Chapter 3 and Chapter 4.
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Figure 2-13. Basic process flow of AlGaN/GaN HEMT fabrication.
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2.3.1. Isolation
In general, AlGaN and GaN layers are epitaxially grown over the entire wafer and the resulting
AlGaN/GaN heterostructure forms a 2DEG everywhere in the wafer. Isolation is the process to
electrically isolate one device from the other as shown in Figure 2-14. Poorly isolated transistors
show high leakage currents, which causes soft pinch-off and poor gate modulation during device
operation. For complete isolation, the AlGaN and GaN epitaxial layers need to be etched down
to fully remove the 2DEG. This results in a mesa structure with a typical step height about 100 -
150 nm. It should be noted that although device isolation can also be achieved by ion
implantation [10], in this work we used mesa-type isolation due to its simplicity.
Owing to the chemical inertness of AlGaN and GaN, no suitable wet etching method for the
mesa-isolation exists currently. Thus, we use dry etching based on electron cyclotron resonance
reactive ion etching (ECR-RIE) with Cl2/BCl3 gas mixture, which is one of the most popular
ways to etch GaN-based materials. A photoresist is used as an etch mask to selectively etch
AlGaN and GaN at the desired locations. Several processing parameters such as ECR/RF powers,
chamber pressure, and temperature need to be optimized to achieve a reliable dry etching and
mesa-isolation. Figure 2-15 summarizes the dry etching characteristics as a function of the
different processing parameters. Too much ECR power (plasma density) or excessive use of RF
power (chuck bias) often cause severe problems in removing the photoresist mask after the etch
Dry etching
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GaN 2DEG GaN 2DEG
Substrate
(e.g. SiC, Sapphire, Si)
Figure 2-14. Schematic illustration of mesa-isolation. The mesa-isolation is achieved by ECR-RIE dry
etching with Cl2/BCl 3 gas mixture and typical depth for the electrical isolation is 100 - 150 nm.
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Figure 2-15. Trends of dry-etching characteristics depending on several different processing parameters.
due to a change in its chemical properties. Therefore, a trade-off between physical and chemical
etching is required for reliable mesa-isolation process. Figure 2-16 shows the recipes used
throughout the thesis work for the mesa-isolation.
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Figure 2-16. Dry-etching recipe developed in this work for reliable mesa-isolation. Process conditions are
carefully optimized considering trade-offs in Figure 2-15.
BC13/C 2 = 20/5 sccm,
ECR/RF = 100/25 W,
P = 10 mtorr, T =25"C
+3.6 A/s ,A
BCI3/C12 = 20/5 sccm,
ECR/RF = 50/25 W,
P = 6 mtorr, T = 25"C
-2 A/s
2.3.2. Ohmic contact
The ohmic metal-semiconductor contact resistance is a key parameter that largely affects many
device characteristics. Some of them include knee voltage, maximum drain current, extrinsic
transconductance, fT and fma. The ohmic contact resistance must be minimized to improve these
characteristics. It is also important to have ohmic contacts with low surface roughness and sharp
edge acuity to facilitate the gate lithography process, especially for scaled devices (e.g. devices
with source-to-drain distance of less than 2 pim). In addition, high thermal stability is often
required to ensure high voltage and high temperature operations.
The ohmic contact, providing a linear I-V characteristic in both forward and reverse biasing
directions, is formed by increasing the probability of carrier transfer across the Schottky barrier
at the metal-semiconductor interface. It can be achieved by engineering the Schottky barrier, for
instance by lowering the height or reducing its width to increase probability of tunneling through
the barrier. In AlGaN/GaN heterostructure the Schottky barrier height is often fixed due to the
Fermi-level pinning, on the other hand the barrier width is determined by the level of doping
inside the AlGaN layer. Thus, the ohmic contact can be obtained by engineering the barrier
width, for example, by alloying specific metals at the AlGaN surface as shown in Figure 2-17.
Among the many contact metallization schemes reported in the literature, the Ti/Al-based
contact with rapid thermal annealing (RTA) is the most widely studied. In this work, we use the
Ti/Al/Ni/Au ohmic contacts (metal sequence from the bottom) annealed by RTA. Some
advanced technologies such as ohmic recess and Si/Ge insertion will be discussed in Chapter 3.
Ti is known as a key metal for the formation of ohmic contacts in AlGaN/GaN heterostructure
[11]. When annealed at high temperatures (800 ~ 900 C), it forms TiN at the Ti/AlGaN
interface, introducing N-vacancies in the semiconductor, which are known to act as n-type
doping. The resultant n-type doped AlGaN and the conductive TiN facilitate tunneling
mechanism of carriers at the interface. Also, Ti has good adhesion to nitride semiconductors and
plays an additional role to getter oxide impurity from the AlGaN [12]. Thus, when it is coupled
with high conductivity metals such as Al, alloyed Ti/Al can form a good ohmic contact to
AlGaN/GaN heterostructure. However, since both Ti and Al are easily oxidized, particularly
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Figure 2-17. (a) As-deposited metals on AlGaN surface typically forms a Schottky contact. (b) Alloying
metals such as Ti/Al reduces the barrier width and increases tunneling probability of electrons forming
the ohmic contact.
during the RTA, a Ni/Au bilayer cap is often used to prevent oxidation. Owing to its excellent
thermal stability, Ni acts as a barrier during the RTA against the out-diffusion and in-diffusion of
Ti/Al and Au, respectively. The final Au overcoat helps to prevent oxidation while maintaining a
high electrical conductivity.
The optimization of the Ti/Al/Ni/Au ohmic contact technology (contact resistance, surface
roughness, edge acuity, etc.) requires a systematic study to find out the best combination of metal
thicknesses and RTA conditions. In the last couple of years, many samples have been processed
at MIT and the Ti/Al/Ni/Au (200/1000/250/500 A) annealed at 870 'C for 30 s in N2 ambient
was chosen as the standard metallization scheme for AlGaN/GaN HEMTs. This metallization
scheme routinely gives contact resistance of 0.4 ~ 0.5 Q-mm (Figure 2-18) and an acceptable
surface roughness and edge acuity for the following normal gate process.
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Figure 2-18. Transfer length method (TLM) measurement of typical ohmic contacts on AlGaN/GaN
HEMTs. Re of 0.4 ~ 0.5 n-mm is routinely obtained using this scheme for the AlGaN/GaN samples from
different vendors.
2.3.3. Gate contact
The gate process is one of the most important steps especially for high frequency device
operation. For example, a key figure of merit in RF characteristics isfT and it heavily depends on
the gate properties as shown in Eq. (2-29), namely current gain by the gate modulation (g") and
the capacitances by the gate contact (Cgs and Cgd). Also,fmax can be greatly improved by reducing
the gate resistance as shown in Eq. (2-36). Because of its importance, the gate process is often
the most demanding and elaborate step in the entire device process. Typically, the gates are
fabricated with a T-shape cross section to reduce the gate length and the gate resistance at the
same time. In this section, we introduce the basic deep-submicron T-gate technology used
throughout this thesis work.
After ohmic contacts are formed, deep-submicron T-gates (gate length of less than 100 nm) are
fabricated between the source and drain ohmic contacts by using a Raith 150 30 keV e-beam
..................
lithography system. We used a tri-layer resist of ZEP/PMGIIZEP with a two-step e-beam
exposure process and the process flow is summarized in Figure 2-19. Figure 2-20 shows a
successfully fabricated T-gate with a gate length of 80 nm. While there exists a bi-layer process
that allows the fabrication of the T-shape gate with a single e-beam exposure, the tri-layer
scheme offers a much more reproducible lift-off process and guarantees smaller gate lengths due
to less e-beam broadening and forward scattering. It is also noted that it is possible to use a
PMMA/Copolymer/PMMA resist stack, however we chose the ZEP-based tri-layer mainly
because of its 2 - 3 times better dry-etching stability, which will be discussed in Chapter 3.
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Figure 2-19. Conventional e-beam lithography process for submicron T-shape gate. (a) head exposure, (b)
development of top ZEP and middle PMGI in sequence for the head, (c) foot exposure, and (d)
development of bottom ZEP for the foot.
Figure 2-20. Tilted cross-section SEM image of fabricated 80 nm T-gate following the steps in Figure 2-
19.
The exposure dose and development conditions were optimized through a dose matrix
experiment with time-varying development. After the first exposure (head exposure), a mixture
of methyl-isobutyl-ketone (MIBK) and methyl ethyl ketone (MEK) was used for 90 s to develop
the top ZEP. After rinsing with isopropanol (IPA), the sample was dipped in CD26 developer for
30 s to develop the middle PMGI layer. The excellent selectivity of this developer avoids the
development of the bottom ZEP. After the second exposure (foot exposure), a mixture of MIBK
and IPA was used for 90 s at 0 ~ 5 'C (cold development) to develop the bottom ZEP. Once that
the T-shape pattern is developed, we apply a simple edge trimming process before depositing the
gate metals to improve the process yield and to further reduce the gate length (< 60 nm). The
simple edge trimming step developed in this work effectively improves process yield and enables
to fabricate T-gates with shorter gate lengths. As shown in Figure 2-21, evaporated gate metal
fills the foot part of the T-shape pattern with a triangular shape and a disconnection between the
foot and head part of the T-gate can occur when the footprint becomes too narrow (i.e. Lg is too
small). To fix this problem, a low power ECR-RIE with C12/BCl 3 gas mixture at high pressure
........................  . ........................
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Figure 2-21. (a) Schematic illustration of how evaporated gate metal fills the T-shape pattern. If the foot
pattern is too small, evaporated metal has difficulties in fully fill up the foot space. (b) Tilted cross-
section SEM after removing e-beam resists for lift-off. The gate falls down and the device yield gets poor.
was used to selectively trim the edge part of the ZEP layer on top of the AlGaN surface. This
process changes the sharp corner of the bottom ZEP to a rounded shape as described in Figure 2-
22(a) and makes it easier for the gate metals to fill up the foot space.
Figure 2-22. (a) Improved gate process by adding simple edge trimming step before depositing the gate
metals. (b) Tilted cross-section SEM image of the resultant 60-nm gate length T-gate. This simple
technique largely improves process yield and minimum gate length that can be achieved.
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Finally, a Ni/Au (200/2300 A) multilayer is deposited as the Schottky gate contact. Since Ni
has a high work function (- 5.2 eV) and moderate resistivity (7 x 10~8 n-m), Ni is expected to set
a high Schottky barrier at the Ni/AlGaN interface (unless there is Fermi-level pinning) which
reduces gate leakage current during device operation. A thick Au cap layer provides low
resistivity (2.4 x 10-8 Q-m) to the gate electrode. Figure 2-22(b) shows a tilted cross-section SEM
image of a successfully fabricated 60 nm T-gate. Using this technology, it is possible to fabricate
gate lengths below 60 nm, however 60 nm gate length was the shortest gate length that can be
reproducibly achieved.
2.3.4. Passivation
We already discussed the presence of surface states at the AlGaN surface in section 2.1. It is
widely known for AlGaN/GaN HEMTs that the surface states between the gate and the drain can
trap electrons from the gate metal under high voltage via tunneling and hopping mechanism [13].
Under high frequency operation of the device, these trapped electrons cannot be de-trapped from
the states and deplete the channel electrons, resulting in a reduction of the drain current. This
phenomenon is called "current collapse" and it is a major concern limiting microwave output
power of GaN devices [14].
One of the technological solutions to reduce the current collapse is to passivate the surface
states with SixNy or SiO 2 layers in order to decrease the surface state density or make them
inaccessible to electrons that tunnel from the gate. However, a SixNy or Si0 2 passivation layer
thicker than 100 nm is typically required to fully passivate the device. Such a thick layer
inevitably introduces huge amount of gate fringing capacitances that largely degrade the high
frequency performance. To reduce these capacitances, our group has recently developed a new
passivation scheme based on 25-nm-thick A12 0 3 deposited by atomic layer deposition (ALD)
[15][16]. According to the simulation, the gate capacitance is 20% lower in the new A120 3
passivation than in the conventional Si3N4 passivation due to the lower thickness required for the
A12 0 3 layer (25 nm vs. 100 nm) while there is no big difference in the dielectric constant
(cr(A120 3 ) = 10 vs. er(Si 3N4 ) = 7.5). Thin A120 3 passivation layers are therefore promising
candidates for high frequency devices where the gate capacitances need to be minimized.
Finally, in order to complete the device fabrication and be able to measure electrical
characteristics of the transistor, the gate, source, and drain contacts should be exposed after the
passivation. An ECR-RIE dry etching with Cl2/BCl 3 gas mixture can be used to etch the A120 3 in
the contact regions using a normal positive photoresist as a mask.
Although we have developed the new A120 3 passivation technology which is good for device
reliability and less detrimental to its high frequency performance than conventional Si3 N4
passivation, we do not apply it to our devices throughout this work. Since passivation step is
generally very sensitive to the process conditions such as surface pre-treatment, film thickness,
film stress, temperature etc., the reproducibility of breakdown voltage, gate leakage current, and
effectiveness of dispersion elimination are undependable after the passivation [17]. In order to
identify the main problems and explore ultimate potential of high frequency performance of
AlGaN/GaN HEMTs, reproducibility and repeatability of the devices are imperative. Therefore,
unless otherwise specified we exclude passivation step in the process of AlGaN/GaN HEMTs
which increases uncertainties in their analysis.
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Chapter 3. Optimizing Parasitic Elements for Improvingfmax
3.1. Introduction
An important function of a transistor is to amplify electronic signals such as current and
voltage, and provide increased amounts of power to the output. The power gain of the transistor
is defined as the ratio of an output power to an input power. Such a power gain is typically
frequency dependent and its magnitude rolls off at high frequencies at a slope of -20 dB/decade
for any transistor [1]. One of the primary goals in RF power amplifier is to achieve high power
gain at high frequencies, namely to increase the maximum power-gain cutoff frequency (fax).
fm, is the maximum frequency at which the transistor still provides the power gain (> 1), and can
be expressed as shown in Chapter 2:
fmax fT (3-1)
2 (Ri + R, + Rg)go + ( 2 rTfT)Rg Cgd
where fT is the current-gain cutoff frequency, Cgd is the gate-drain capacitance, and go is the
output conductance, while Ri, Rs, and Rg represent the input, source, and gate resistances,
respectively. In spite of the great progress in high frequency performance of GaN HEMTs
achieved during the last few years [2], fa still needs to be increased for them to be suitable for
millimeter-wave applications (30 - 300 GHz).
To maximizefma, each parameter in Eq. (3-1) needs to be carefully optimized. fT, for example,
has been extensively studied in AlGaN/GaN HEMTs and several groups reported largely
improved fT ( > 150 GHz) by reducing the gate length down to 30 nm [3]. However, despite its
great importance, other parasitic elements have barely been investigated. As shown in Eq. (3-1),
fax is not only a function offT, but also a strong function of several parasitic elements such as Ri,
Rs, Rg, Cgd, and g. In this chapter, we describe new device design and fabrication technologies to
minimize these parasitic elements to achieve state-of-the-artfnax.
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Figure 3-1. Schematic illustratioin of potential distribution in (a) long gate length and (b) short gate length
devices. In this diagram, the source and drain are assumed to be short-circuited. At short gate lengths, the
potential lines no longer resemble that of a planar capacitor. (c) By scaling both Lg and tb, the original
potential distribution can be re-created.
In HEMTs, the simple theory of their operation as described in Chapter 2 must be modified
when the gate length is small. The short-channel effects (i.e. effects that arise at very short gate
lengths) are mainly due to a two-dimensional field distribution and high electric fields in the
channel region [4]. In Chapter 2, we assumed the gradual channel approximation which indicates
the lateral field (Ex) in the channel underneath the gate is much smaller than the vertical field (Ey)
(Ex << E,). In other words, the channel field varies very little along the gate length (Lg) over a
distance of the barrier thickness (tb) which requires th << Lg. However, when Lg is very small, the
gradual channel approximation is no longer valid and the field distribution in the channel
becomes two-dimensional with both E, and E, components. The short-channel effects often
complicate device characterization and degrade device performance by causing threshold-voltage
shift, poor pinch-off, increased output conductance, and reduced transconductance. These effects
can be suppressed by scaling the barrier thickness tb along with Lg satisfying tb << Lg and
increasing gate aspect ratio Lg / tb as shown in Figure 3-1.
The short-channel effects also play an important role in the high-frequency characteristics of
HEMTs [5]. For example, increased output conductance (g,) largely degrades fa (Eq. (3-1)).
Nevertheless, improvement of short-channel effects has been seldom a path to improve the high
frequency performance of GaN HEMTs. In this work, we applied a low damage gate recess
technology to effectively suppress the short-channel effects by improving the aspect ratio (Lg / tb).
The resultant Lg = 60 nm HEMT showed excellent output characteristics with a very low g, of
............
10.4 mS/mm and good pinch-off behavior. Also, the closer gate-to-channel distance helped
reduce Ri, which determines the charging time of the gate-source capacitance (Cgs).
The parasitic resistances and capacitances are also very important in that they can significantly
degrade the high frequency performance [6][7]. To minimize parasitic source resistance Rs, we
combined a short source-to-drain distance and recessed source/drain ohmic contacts [8]. A new
Si/Ge-based recessed ohmic contact technology was also introduced to improve surface
roughness over the conventional ohmic contacts maintaining low contact resistances. The
reduced surface roughness allowed the reduction of the source-to-drain distance down to ~1 tm.
The reduced geometry, in combination with an optimized ohmic contact resistance of less than
0.2 n-mm resulted in devices with a very low on-resistance of 1.1 ~ 1.2 Q-mm and a knee
voltage of just 2 V. In addition, an optimized T-shaped gate was fabricated to reduce both Rg and
Cgd by maximizing head size while minimizing the foot print of the T-gate.
Finally, by integrating all these technologies a recessed 60-nm gate length AlGaN/GaN HEMT
exhibited a state-of-the-art fmax of 300 GHz which shows the great importance of engineering
parasitic elements to improvefnax.
3.2. Optimizing parasitic elements
In this section, several processing technologies are developed and optimized to minimize the
parasitic elements R;, Rs, Rg, Cgd, and go in AlGaN/GaN HEMTs. Each element was understood
by its physical origin and appropriate technologies were developed to minimize its detrimental
contribution to the f,,a in AlGaN/GaN HEMTs. Finally, process integration was accomplished
by considering trade-offs among different technologies developed in this work.
3.2.1. Source resistance (Rs)
Figure 3-2 shows a cross-section schematic diagram of an AlGaN/GaN HEMT with Rs and Rd
identified. Each of these resistances consists of two components: channel resistance of the access
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Figure 3-2. A cross-section schematic diagram of an AlGaN/GaN HEMT with source and drain
resistances (Rs and Rd). Each of Rs and Rd consists of ohmic contact resistance (Rcontact) and access
resistance (Raccess).
region (of length Lgs or Lgd) and ohmic contact resistance. For example, to first order, the source
resistance Rs can be expressed as
Rs = Raccess + Rcontact = Rsh ( ) + Re - (3-2)
where Rsh is the sheet resistance of the channel (Q/o), Re is the ohmic contact resistance (Q-mm.),
and Wg is the gate width. Rs and Rd can be directly measured by using the gate current injection
method [9]. Rcontact is obtained by measuring Re through the four-point transfer length
measurement (TLM) [10] and Raccess is calculated by subtracting Rcontact from Rs for a given bias
condition. It is noted that due to the bias dependent dynamic behavior of the access resistance in
AlGaN/GaN HEMTs [11], the Raccess calculated from Rsh through the four-point TLM technique
may not be accurate at certain bias conditions. It is also noteworthy that Eq. (3-2) is valid for low
voltage drop across Raccess (i.e. conditions under which Raccess can be considered linear).
In this work, Raccess was first reduced by scaling source-to-drain distance (simultaneously Lgs)
to minimize Rs. Although Raccess is proportional to the source-to-drain distance, this distance
cannot be arbitrarily reduced, as it impacts the gate lithography which needs to be aligned
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Figure 3-3. Challenges in scaling source-to-drain distance. (a) Due to the thicker resist, e-beam
lithography conditions need to be modified and it is harder to pattern small gate lengths. (b) Small
alignment error during the gate process can cause short-circuits between the gate and either source and
drain contact.
between the source and drain contact. Figure 3-3 illustrates issues in reducing source-to-drain
distance in GaN HEMTs. As the source-to-drain contacts get closer to each other, spin-coated e-
beam resist becomes thicker than expected and the parameters for e-beam lithography (dose,
development time, etc.) need to be adjusted accordingly. However, due to the thick ohmic metal
stacks required in GaN HEMTs (e.g. Ti/Al/Ni/Au > 200 nm) the thickness of e-beam resist
becomes too thick at one point and this limits the minimum gate length that can be defined by e-
beam lithography (Figure 3-3(a)). Moreover, a very tight source-to-drain distance can cause poor
device yield. During the gate process, small alignment errors can lead to short-circuits between
the gate contact and either the source or drain contact (Figure 3-3(b)).
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By considering these issues, a source-to-drain distance of 1 ptm was determined to provide a
reasonably small Raccess with a small gate length (< 100 nm) and high device yield. The source
and drain contact regions were defined by photo-lithography and the process parameters were
carefully optimized to produce a 1 ptm distance with acute edge profile in a reproducible way. To
achieve such a resolution, several techniques were used for the photo-lithography such as
promoting surface adhesion by hexamethyldisilazane (HMDS), spin-coating a thin photoresist,
removing edge bead prior to the pattern exposure, and making a hard contact between the sample
and the photomask. It is noted that the vacuum contact which applies stronger pressure for more
intimate contact than the hard contact was not used in this work since it introduces small
misalignments and can damage (or scratch) the mask. Figure 3-4 shows a top-down SEM image
of an optimized ohmic contact lithography to achieve 1 ptm source-to-drain distance.
Secondly, Rcontact was reduced by developing a recessed ohmic technology. A mild ion etching
prior to the ohmic metallization was used in early n-type GaN devices to improve their ohmic
contact resistivity [12]. The application of a similar technique to AlGaN/GaN devices was also
demonstrated by several groups later [8][13]. The improvement of ohmic contact resistance by
ion etching in AlGaN/GaN HEMTs is typically explained by a combination of the following
effects: the removal of a thin surface oxide layer, the formation of a donor-like layer by changing
surface chemistry, and the increment of tunneling current by thinning the AlGaN layer. However,
excessive etch (or removal) of the AlGaN layer results in the degradation of ohmic contact
(a) (b)
Figure 3-4. (a) Un-optimized photolithography through contact aligner cannot produce 1 pm resolution.
(b) By optimizing photolithography (HMDS, thin photoresist, edge bead removal), 1 pm resolution and
sharp edge acuity were obtained.
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resistances due to the depletion of the 2DEG charges underneath the ohmic contact regions
which reduces tunneling electrons. Thus, it is important to find optimum remaining AlGaN
barrier thickness after the recess to minimize the ohmic contact resistance.
Another important optimization parameter to obtain the lowest ohmic contact resistance in
AlGaN/GaN HEMTs is alloying temperature. In general, it is difficult to form an ohmic contact
to wide bandgap materials such as AlGaN and GaN because work functions of most metals are
not low enough to form a low Schottky barrier to allow current transport. Thus, thermionic
emission hardly takes place and as-deposited metals show Schottky behavior to the AlGaN
surface. Ohmic contacts to 111-N semiconductors can be made by rapid thermal annealing (RTA)
of metals at high temperatures (800 ~ 1000 'C). During the RTA, the metal-AlGaN interface is
heavily doped by their surface reaction and this largely increases tunneling probability through
the significant band bending at the interface. Conventional ohmic metals consist of Ti/Al/Ni/Au
although sometimes Ni can be substituted by other metals such as Ti, Mo, Pt, and Ir. It is
believed that when annealed at high temperatures, Ti forms TiN at the Ti/AlGaN interface
causing N-vacancies, which dope the AlGaN layer n-type [14]. As a result, the n-type doped
AlGaN and the conductive TiN facilitate tunneling mechanism of carriers at the interface. In fact,
the formation of TiN and resultant ohmic contact resistance is very sensitive to the RTA
temperature and therefore the optimum RTA temperature was investigated to minimize the
contact resistance.
In this work, the AlGaN barrier was slowly etched using a low power electron cyclotron
resonance reactive ion etching (ECR-RIE) with Cl2/BCl 3 gas mixture. To minimize the damage
induced by ion bombardment, RF bias was kept low (60 - 70 V) while ECR power was set to
achieve an etch rate of 1 nm/min (-100 W). After the recess, a Ti/Al/Ni/Au (20/100/25/50 nm)
metal stack was deposited, followed by RTA for 30 s in N2 atmosphere. The remaining AlGaN
barrier thickness was measured by atomic force microscopy (AFM) in regions of the sample
where the ohmic metals were not deposited. RTA temperature and remaining AlGaN barrier
thickness were experimentally optimized to have the lowest contact resistance as shown in
Figure 3-5. The sheet resistance (Rsh) was not affected by the recessed ohmic technology and was
kept almost constant (- 360 Q/o). It is noted that although RTA at 750 'C for 30 s was also
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Figure 3-5. TLM-measured contact resistance (Re) as function of RTA temperature and remaining AlGaN
barrier thickness. The optimum Re of 0.15 Q-mm was obtained at 10 nm AlGaN barrier after annealing at
820 'C for 30 s in N2 ambient. The sheet resistance (Rsh) was almost constant (- 360 D2o) in all cases.
investigated, this condition was turned out to be not sufficient to form the ohmic contact. In the
devices with no remaining AlGaN barrier under the contacts, the ohmic contact was formed
laterally between the annealed metals and the 2DEG in the unrecessed AlGaN/GaN access
region [15].
The best condition among the range we explored was found at 820 'C with 10 nm AlGaN
barrier yielding an Rc of 0.15 Q-mm, which is one of the lowest contact resistances reported in
the literature. As expected, at each RTA temperature the contact resistance was initially
decreased when reducing the AlGaN barrier thickness due to the removal of a surface oxide layer
and the increase in tunneling probability. On the other hand, an increase in contact resistance was
observed for deeper etches of AlGaN barrier and it is associated with the depletion of the 2DEG
charges underneath the ohmic contact regions, which cause a reduction in tunneling current.
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Despite the very low contact resistance achieved by optimizing the recessed ohmic technology,
the ohmic contact showed a rough surface morphology similar to conventional alloy contacts
reported in the literature. A smooth ohmic surface is very important to increase processing yield
and reproducibility of the gate technology, especially for short source-to-drain distances (1 pim)
as discussed in Figure 3-3. A rough surface morphology or the formation of the bulges at the
ohmic surface is mainly caused by the reaction of Al with Ni or Au during the RTA [16]. It can
be prevented by inserting high melting point refractory metals such as tungsten (W) as a capping
layer on top of Al to suppress the reaction of Al [17][18]. However, such a change generally
increases contact resistance and it is difficult to achieve both smooth surface roughness and low
contact resistance at the same time.
To address this challenge a new recessed ohmic contact metallurgy based on SiGe-based
alloyed contacts (Si/Ge/Ti/Al/Ni/Au = 2/2/20/100/25/50 nm) was developed. The enhancement
of the contact resistance by inserting a thin layer of Si under the Ti/Al/Ni/Au metallization was
already demonstrated by other groups [19][20][2 1]. The improvement of the contact resistance is
believed to be due to the local diffusion induced Si-doping [21] and the accelerated penetration
of the metal contacts into the AlGaN barrier which increases tunneling probability [19]. Possible
mechanism of the facilitated down diffusion of Ni and Au can be similar to the gettering process
in Si electronics [22]. During the RTA, the bottom Si layer creates defect sites which can attract
metals such as Ni and Au. Although reference [19][21] does not discuss the change of surface
roughness by inserting Si layer, we expected the accelerated down diffusion of Ni and Au to
improve the surface morphology by preventing the reaction with Al at the contact surface. Ge
was added in this work to enhance the doping of the contact regions even more. Finally, by
combining this Si/Ge doping/gettering layers and recessed ohmic technique, we could reduce
both ohmic contact resistance (by 55 %, Re = 0.21 Q-mm) and surface roughness of the contacts
(by 83 %) over conventional non-recessed Ti/Al/Ni/Au ohmic contacts as shown in Figure 3-6. It
is noted that Ge alone could not be used for this purpose due to its poor adhesion to the AlGaN
surface.
(a) (b)
Ti/Al/Ni/Au (No recess) Recessed Si(2nm)/Ge(2nm)/Ti/AI/Ni/Au
100 pm
a 100 pm
0 0
Ra/ Rq= 114 /143 (nm) Ra / Rq 19 /24 (nm)
Rc Rsh = 0.47 (f-mm) / 394 (0/sq) Rc / Rsh = 0.21 (f-mm)/ 377 (Q/sq)
Figure 3-6. Comparison between (a) conventional and (b) recessed Si(2nm)/Ge(2nm)/Ti/Al/Ni/Au ohmic
contacts. Both of them were alloyed at 820 'C. 55% smaller contact resistance (Re) and 83% smoother
surface roughness were observed for the new ohmic technology by TLM, AFM, and microscopy images
(inset).
As a result, the combination of 1 pm source-to-drain distance and optimized Si/Ge-based
recessed ohmic technology produced a very low R, of 0.4 Q-mm.
3.2.2. Gate resistance and gate-drain capacitance (Rg, Cgd)
The resistance of the gate electrode is determined by its dimensions (Figure 3-7) and by the
operating frequency. Due to skin effects, at high frequencies the gate current tends to flow
through the outermost part of the gate metal at an average depth equal to the skin depth. The skin
depth is expressed as [23],
2
S(3-3)
where co = 2nf is the angular frequency and f is the operating frequency while pr , Po, and o- are
relative permeability, permeability of vacuum (4a x 10~7 HIm), and conductivity of the gate
metal, respectively. Table 3-1 shows the skin depth of typical gate metals in AlGaN/GaN
HEMTs. In our devices, the height and width of the gate electrode are normally less than the skin
depth in the interested microwave frequency ranges.
.............
Gate
Wg
R9
Lg
Figure 3-7. Illustration of the gate resistance Rg which is largely dependent on the geometry of the gate
strip.
Thus, the entire cross-sectional area of the gate metal contributes to its conductance and the
gate resistance at microwave frequencies can be estimated as [23],
R, = 3 N2 gP ) (3-4)
where Nf is the number of gate fingers, p is the resistivity of the gate metals (p = 1 / o-), Wg is the
gate width, and A is the cross-sectional area of the gate strip. The factor of 1/3 accounts for the
fact that when the microwave signal is applied to the gate, not all charges have to move from the
feed point (gate pad) to the very end of the gate strip. Since these charges are distributed along
the gate under small-signal condition, the effective series resistance of the gate strip is less than
Metal Pr a [x 107 S/m] 6 @10 GHz [pm] 6 @100 GHz [pm]
Ni 100-600 1.43 0.05- 0.13 0.02- 0.04
Cu 1 5.81 0.66 0.21
Au 1 4.10 0.79 0.25
Pt 1 0.95 1.63 0.52
Ti 1 0.24 3.26 1.03
Table 3-1. Relative permeability, conductivity, and skin depth at 10 GHz and 100 GHz of the typical gate
metals. It is noted that Ni is a ferromagnetic material and its relative permeability is higher than other gate
metals.
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that of DC condition. The factor of 1/Nf takes into account the effect of splitting gate fingers and
connecting them in parallel. The fabricated devices were designed to have two gate fingers (Nf =
2). It is also noted that since a Ni/Au bi-layer gate metal stack was used in this work, two
resistors in parallel need to be considered to estimate the total gate resistivity.
For very short gate lengths, rectangular gates lead to unacceptably high values of Rg due to the
small A, therefore T-shape gates are much more advantageous to minimize Rg as shown in Figure
3-8. For example, Rg can be reduced more than ten times by fabricating T-shape gate for 60 nm
gate length devices. Although T-shape gates introduce additional parasitic capacitances due to
the large head part of the T-gate, its effect can be minimized by increasing the gate foot stem
height.
The gate-drain capacitance Cgd can be minimized by reducing the gate length. Following the
analytical expression of Cgd in MESFETs [23], Cgd in AlGaN/GaN HEMTs in the saturation
region can be approximated by
Cg= 2 Xdep (3-5)
L9
where Xdep is the lateral extension of the depletion region at the drain side of the gate. Figures 3-
(a) (b)
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Figure 3-8. Comparison of the gate resistance Rg between (a) rectangular gate and (b) T-shape gate. With
the same gate length, T-shape gate has much lower gate resistance due to the larger cross-section area of
the gate strip.
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Figure 3-9. Trend of Cgd as a function of (a) gate length L and (b) drain bias VDs (or Xd,). Cgd was
extracted from the measured S-parameters.
9(a) and 3-9(b) show measured Cgd as a function of Lg and VDS (or Xdep), respectively to illustrate
the trend of Cgd. The measured Cgd becomes smaller with reducing Lg and increasing VDS (or
increasing Xdep) as Eq. (3-5) predicts. Therefore, the fabrication of deep-submicron T-shape gate
not only lowers Rg, but also reduces Cgd.
The conventional technology for the fabrication of T-shape gates was already presented in
Chapter 2. It should be highlighted that the edge trimming process which was developed to
improve the process yield and to further reduce the gate length is also very effective to fabricate
T-gates with large head size while maintaining a short gate length. The increased junction area
between head and foot part of the T-gate improves the stability of larger gate heads. By
considering process yield and uniformity, the head size was optimized to Hg = 500 - 600 nm to
reduce Rg while the gate stem height was increased to Tg = 200 nm to minimize the parasitic gate
fringing capacitances.
Therefore, a reliable deep-submicron T-gate (Lg = 60 nm, Hg = 500 ~600 nm, Tg = 200 nm)
was fabricated to minimize both gate resistance R9 and gate-drain capacitance Cgd as shown in
Figure 3-10.
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Figure 3-10. A tilted cross-sectional SEM image of 60-nm T-shape gate. The large head size (Hg = 550
nm) reduces gate resistance and the increased stem height (Tg = 200 nm) minimizes the parasitic effects
from the increased head size.
3.2.3. Input resistance and output conductance (R;, g,)
The input resistance Ri is the lumped element representation of the distributed channel
resistances in the small-signal equivalent circuit. At microwave frequencies, the gate region in
AlGaN/GaN HEMTs can be modeled by a distributed network as shown in Figure 3-11. The
capacitances are distributed along the channel resistances and for simplicity the gate inductance
and the leakage resistance were neglected. The channel resistance Reh for the device operation in
the saturation region can be estimated as [23],
3 vsatLg
Re (3-6)
IDS
where vsat is the carrier saturation velocity, p is the low field mobility, and IDs is the drain current
(or channel current). In short gate length devices, IDs can be substituted by Eq. (2-16).
(a) (b)
G
Gate G
=TaPT Cgs = I AC
AC
-- ----------- S0Ri = (2I AR)/3
GaN ARR= R/3
S
Figure 3-11. (a) Illustration of distributed RC network model underneath the gate at microwave
frequencies. (b) Lumped element representation of the distributed RC network to explain the origin of the
input resistance Ri.
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where sb is the dielectric constant of the AlGaN barrier and tb is the AlGaN barrier thickness (or
gate-to-channel distance). It is noted that the factor of 2/3 was included to account for the value
of Cgs in the saturation region (Cgs = 2 13 (eb/tb)) [24]. It is well known result of distributed
network theory that the equivalent small-signal resistance is one-third of the total DC resistance
(Rch) [23]. Thus, in short gate length devices, the input resistance Ri can be written as
1 3 Lg t
Ri = - Reh = - ' b(3-8)
3 21 Eb (VGS - Vth)
Therefore, Ri can be minimized by reducing tb under the gate region and a low damage gate-
recess technology can be used for this purpose. It is noted that the effect of Vh-shift by reducing
tb is less effective to change Ri. The R, is often called the gate charging resistance because it acts
as a charging resistance for the gate-source capacitance Cgs. The lower the gate-to-channel
distance tb, the smaller the RC time constant for charging and discharging Cgs, which is
equivalent to smaller R;. Figure 3-12(a) shows experimental data of Ri to show this trend.
The output conductance g, is defined as the variation of the drain current caused by a variation
of VDs at fixed VGS. It is caused by the lack of gate control over the channel electrons or poor
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Figure 3-12. Trend of (a) Ri and (b) g, as a function of AlGaN barrier thickness tb. As reducing tb, R, and
g, become smaller due to the reduced time to charge and discharge Cgs and improved aspect ratio Lg / to,
respectively.
channel confinement at the AlGaN/GaN interface. For example, as the gate length is reduced for
a given gate-to-channel distance, the so-called short-channel effects arise due to poor gate aspect
ratio. As discussed in Section 3.1., this increased output conductance in the small gate length
devices is attributed to the two-dimensional field distribution and high electric fields in the
channel region. Another important cause of high output conductance in AlGaN/GaN HEMTs is
the buffer leakage. Under high bias conditions, the electric field increases rapidly at the gate-
drain region, reaching values as high as 1 - 3 MV/cm, especially at the drain side of the gate
edge. At such a high field, channel electrons gain very high energy and the channel tends to
spread into GaN buffer. In other words, some of the hot electrons start to flow through the GaN
buffer instead of the channel at the AlGaN/GaN interface, giving rise to a buffer leakage current.
The buffer leakage current increases at high VDs and it may constitute several tens of percent of
the total drain current. The expression of g, can then be approximated by taking into account two
leakage currents between the source and the drain, namely channel leakage current Ich,l and buffer
leakage current Ibf.
dIDs dIch,1 dlbfi
90 = gVDS (3-9)
o D GS Ds yGS dVDS yGS
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Thus, it is important to minimize both channel leakage and buffer leakage current. However,
the common techniques to suppress buffer leakage current often require the modification of the
device structure, such as the use of a p-type buffer layer [25] or InGaN back barrier [26]. These
structures are challenging to grow without degrading the transport properties of the original
structure. Another possible solution for the buffer leakage current is to apply field plates to
spread and reduce the high electric field in the gate-drain region [27]. However, the use of field
plate structures introduces large gate capacitances which in turn degrade high frequency
performance of GaN HEMTs. Due to these concerns in the high frequency characteristics, we
mainly focus on reducing channel leakage current rather than buffer leakage current to improve
go.
As already discussed, the channel leakage current originates from the short-channel effects
which can be circumvented by increasing the gate aspect ratio (Lg / tb). For a given gate length, a
closer gate-to-channel distance (or lower tb) enhances effective gate field strength over the
channel electrons and improves immunity to short-channel effects. Figure 3-12(b) shows the
output conductance go as a function of AlGaN barrier thickness (or gate-to-channel distance) at a
given gate length and it is shown that the thinner barrier has smaller go mainly due to the
improved aspect ratio.
Although the use of a thin AlGaN barrier is advantageous for reducing both Ri and go of the
device, the thin AlGaN thickness lowers the charge density in the channel which in turn degrades
the source and drain access resistances (Rs and Rd). Therefore, it is better to reduce the AlGaN
barrier thickness locally only underneath the gate preserving low Rs and Rs at the access regions.
In this regard, a low-damage gate recess technology was developed to minimize Ri and go.
First of all, electron-beam lithography was used to define a T-shaped gate, using a trilayer
resist stack made of either PMMA/Copolymer/PMMA or ZEP/PMGI/ZEP. Once the T-shape
gate pattern is defined, a low power electron cyclotron resonance reactive ion etching (ECR-RIE)
with C12/BCl 3 gas mixture was used for the gate recess. To minimize the damage induced by ion
bombardment, RF bias was kept low (60 - 70 V) while the ECR power was set to achieve an
etch rate of 1 nm/min (- 100 W) for AlGaN barrier. The etch rate of PMMA and ZEP e-beam
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Figure 3-13. (a) AFM image of the AlGaN surface after applying low-damage gate recess technology
developed in this work. (b) The measured current between 1 pm separated source and drain contacts after
the gate recess of 100 nm length in ungated region. No significant degradation of the current was
observed after the optimized low-damage gate recess.
resists was 4 nm/min and 2 nm/min, respectively (the etch selectivity over AlGaN was 1:4 and
1:2, respectively). It is noted that for a very short gate pattern, typically Lg < 150 nm, the etch
rate of AlGaN becomes significantly reduced and more time is needed to achieve the target
recess depth. This effect is known as aspect ratio dependent etching (ARDE) [22] and the etch
rate is different for different aspect ratios, with a lower etch rate for higher aspect ratios (either
smaller gate length or deeper recess depth). Hence, it is preferred to use the ZEP as a etch mask
rather than PMMA to allow a longer recess time. Figure 3-13 shows AFM image of recessed
AlGaN surface by the developed low-damage gate recess technology. We did not observe
noticeable degradation in the source-to-drain current after the recess and no post annealing step
was followed. This is due to the small recess region (< 100 nm) compared to relatively long
source-to-drain distance (1 jim) and confirms the low plasma damage from the optimized gate
recess technology. After the gate recess, Ni/Au metal stack was deposited for the gate contact.
Therefore, carefully optimized low damage gate recess technology was used to minimize the
input resistance Ri and output conductance go.
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Figure 3-14. Summary of developed technologies to improve f,. in AlGaN/GaN HEMTs.
3.2.4. Process integration
Figure 3-14 summarizes the technologies developed and integrated in this work to minimize
parasitic elements R;, Rs, Rg, Cgd, and g, to maximize fn in AlGaN/GaN HEMTs. The
AlGaN/GaN transistor structure was grown on a SiC substrate by molecular beam epitaxy
(MBE). This structure produced a 2DEG with a total charge density of 8 x 1012 /cm 2 and electron
mobility of 2200 cm 2/V-s as measured on unpassivated samples using van der Pauw structures at
room temperature. This mobility and charge density translate to a 2DEG sheet resistance of 356
/ro. Device fabrication began with mesa isolation using a Cl2/BCl 3 plasma-based dry etch. Then,
source and drain regions with a 1 gm-separation (Figure 3-14(a)) are defined by
photolithography and SiGe-based recessed ohmic technique was used to reduce the ohmic
..........I .....:::: ;= :-:::: : : : : - : mmm::: : : : :  -: :   : :  : : ::' - I I I I -I  I  I -I  I . - , --: I I - I  - Z :1 .11.  1  . . I I :..:: .- : - :I .:I - , w:_ : : .: - ,
contact resistances (RsJ) and improve ohmic surface roughness (yieldt) (Figure 3-14(b) and (c)).
Electron-beam lithography was applied to pattern a deep-submicron T-shaped gate with small
gate length and large head size (Rgl, Cgdl) (Figure 3-14(d)) and the low-damage gate recess
technology was used to reduce the gate-to-channel distance (Rij, g0{) (Figure 3-14(e)). Finally,
the device fabrication is completed by depositing a Ni/Au metal stack for the gate contact.
3.3. Device characteristics
In this section, device characteristics of a recessed AlGaN/GaN HEMT with 60-nm physical
gate length are presented. The thickness of the remaining AlGaN barrier layer was estimated to
be 11 nm considering the etch rate of AlGaN barrier, the positive shift of threshold voltage, and
the increase of transconductance. The fabricated HEMT shows one of the highest f,nax reported to
date in any nitride semiconductors thanks to well optimized parasitic elements. (It should be
noted that Hughes Research Laboratories recently has announced higher fin devices in shorter
gate length of 40 nm [28].)
3.3.1. DC characteristics
Figure 3-15 shows the DC characteristics of fabricated 60-nm gate-recessed AlGaN/GaN
HEMT. The short source-to-drain distance of 1 pm in combination with the optimized recessed
ohmic contact allowed a very low on-resistance of 1.1 ~ 1.2 Q-mm and a knee voltage of only 2
V. Also, the short-channel effects were effectively suppressed by the low-damage gate recess
technology as demonstrated by the low output conductance and the good pinch-off
characteristics (Ion / Iofg 5 x 103). This improvement is mainly attributed to better gate control
over the channel electrons by improved aspect ratio between the gate length and AlGaN barrier
thickness. The maximum drain current at VGS = 2 V exceeded 1.2 A/mm and the peak extrinsic
transconductance at VDs = 5 V was 410 mS/mm. The two-terminal gate-drain breakdown voltage
defined at 1 mA/mm reverse gate current was measured as - 20 V. It is noted that the breakdown
voltage and the recess depth are mainly limited by the gate leakage current. The high gate
leakage current in AlGaN/GaN HEMTs can be reduced by applying a gate dielectric, such as
Ga 20 3 by oxygen plasma treatment which will be discussed in Chapter 4.
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Figure 3-15. (a) DC characteristics of 60-nm gate-recessed AlGaN/GaN HEMT. (a) Output characteristics
with a good pinch-off, low R,, of 1.1 - 1.2 n-mm, knee voltage of just 2 V, and small output conductance
(small short-channel effect). (b) Transfer characteristics at VDs = 5 V and (inset) the two-terminal gate-
drain breakdown voltage of - 20 V defined at 1 mA/mm reverse gate current.
3.3.2. RF characteristics
The RF performance of these devices was characterized from 0.45 to 50 GHz using an Agilent
Technologies N5230A network analyzer. The system was calibrated with a short-open-load-
through (SOLT) calibration standard. The calibration was verified by insuring that both S12 and
S21 of the through standard are less than ±0.01 dB and that both S11 and S22 are less than -45 dB
within the measured frequency range after the calibration [5]. On-wafer open and short patterns
were used to subtract the effect of parasitic pad capacitances and inductances from the measured
S-parameters [29]. Due to the effect of the pad capacitances, the fT and fm values calculated
from the extrinsic S-parameters were 10 % lower than the intrinsic values. The reproducibility
error in our measurements due to the calibration was less than 5 %.
First of all, RF performance of the 160-nm gate length device was characterized. Figure 3-16(a)
shows forward current gain jh2 1j2, Mason's unilateral gain U, and maximum stable gain MSG
against frequency at the bias point near its peak transconductance (VDS = 16 V and VGS = -1.8 V).
A very high fa of 260 GHz was measured by extrapolating measured U with an ideal slope of -
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Figure 3-16. (a) RF performance of unpassivated 160-nm gate length HEMT showing fr = 50 GHz and
f. = 260 GHz. (b) The highest f,. values at each gate lengh reported in the literature with f,,m values
obtained in this work. f, value of 160-nm device in this work surpasses previous record f,,, obtained
with L8= 60 nm which shows great importance of minimizing parasitic elements for highf,,m.
20 dB/dec using a least-square fit. In Figure 3-16(b), the highest fm, values at each gate lengh
reported in the literature are plotted along withfm. values obtained in this work for comparison.
The highest f., reported so far in nitride transistors was 251 GHz in 4 nm barrier AlGaN/GaN
HEMTs with 60-nm gate length [2]. Despite the relatively long gate length of 160 nm in this
work, the obtained f,,, was higher than the previous record data. This is due to the reduced
parasitic elements and shows the great importance of optimizing parasitic elements to maximize
fm. in AlGaN/GaN HEMTs.
The RF performance of a 60-nm gate length device was also characterized at VDs = 16 V and
VGS = -2.2 V as shown in Figure 3-17. The combination of optimized parasitic elements and
small gate length resulted in a record f,, of 300 GHz. To achieve this high fm,, scaled device
geometry, recessed source/drain ohmic contacts, and low-damage gate recess technology are
harmoniously integrated to simultaneously enable minimum Ri, Rs, Rg, Cgd, and g. Figure 3-18
showsfm of the same device at different bias points.
...... ...... ........ .. 
40
L60 nm W = 2x25 pm
VDs = 16 V, VGS = -2.2 V
30
20[
Imax= 300 GHz
101
fT 70 GHz
10 100
Frequency [GHz]
300
Figure 3-17. RF performance of unpassivated 60-nm gate length AlGaN/GaN HEMT showing fT = 70
GHz and fna = 300 GHz. The fT and fnax values are extrapolated following a -20 dB/dec ideal decrease
with frequency.
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Figure 3-18. Bias dependentf,,a values of the same device in Figure 3-17.
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Figure 3-19. Comparison between simulated and measured S-parameters at VDs = 16 V, VGS = -2.2 V. The
Smith chart shows an excellent agreement between the measurement and simulation which verifies the
validity of extracted small-signal parameters. The table summarizes the extracted intrinsic parameters and
calculatedfT andfma.
The fT and fax values were verified through S-parameter simulations in the 0.45 - 50 GHz
range using Advanced Design Software (ADS) as shown in Figure 3-19. The small discrepancy
between measurements and simulations in fm (i.e. 300 GHz vs. 288 GHz) could originate from
incomplete small-signal model used in this work. The relatively low fT value is primarily due to a
significantly lower-than-expected intrinsic RF transconductance of - 370 mS/mm (vs. calculated
intrinsic transconductance from Figure 3-15(b) - 490 mS/mm). This phenomenon is called RF
gm-collapse and it will be discussed in Chapter 4.
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Chapter 4. Advanced Gate Technologies for ImprovingfT
4.1. Introduction
GaN-based high electron mobility transistors (HEMTs) have emerged as one of the prime
candidates for solid-state power amplifiers at frequencies above 30 GHz. Much of the excitement
about its prospect comes from the unique combination of high electron velocity (vpeak~ 2.5 x 107
cm/s) and high breakdown electric field (- 3.3 MV/cm) [1][2]. In spite of the recent progress in
maximum operating frequency [3][4], there are still important issues that need to be overcome to
further extend operating frequencies of GaN HEMTs to mm-wave ranges (30 - 300 GHz). One
of the biggest challenges in mm-wave GaN HEMTs is that the typical frequency response of
these devices, as measured by the current-gain cutoff frequency (fT), is lower than what the
intrinsic material properties predict. In principle, deep-submicron AlGaN/GaN HEMTs (e.g. Lg <
50 nm) are expected to show fT of more than 200 GHz. However, much lower fT values have
been frequently seen in the literature, for examplefT = 139 GHz for Lg = 45 nm [5],fT = 145 GHz
for Lg = 25 nm [6], etc. In Chapter 3, we reported AlGaN/GaN HEMTs fabricated at MIT with Lg
= 60 nm and just fT = 70 GHz, although they demonstrated a record fmax of 300 GHz by
minimizing parasitic elements. The goal of this chapter is to understand what is limiting the
frequency performance of AlGaN/GaN HEMTs, and then develop new approaches to improvefT.
Several hypotheses have been proposed to explain the lower-than-expected fT in GaN HEMTs.
Jessen et al. [7] and Guerra et al. [8] indicated that fT of AlGaN/GaN HEMTs is mainly limited
by the short-channel effects. To avoid undesirable short-channel effects, a high aspect ratio (the
ratio between gate length (Lg) and barrier thickness (tb), namely Lg / tb) needs to be maintained
and they estimated a required aspect ratio of 10 ~ 15 for GaN HEMTs from empirical model and
Monte Carlo simulation. This ratio is much higher than the aspect ratio required in InGaAs
devices (Lg / tb = 4 - 7.5) to suppress short-channel effects. Thus, they concluded that the reason
for the lower-than-expected fT in GaN HEMTs is the stringent requirement of the aspect ratio,
which is difficult to meet in most submicron GaN HEMTs due to the thick barrier layer.
An alternative explanation is based on the concept of modulation efficiency proposed by Foisy
et al. [9] and Nguyen et al. [10]. It describes charge transfer in the situation where a change in
the gate voltage does not exclusively result in a change in the 2DEG charge concentration. The
modulation efficiency (q) represents how efficiently a small change in the gate voltage
(modulation of the gate signal) can produce a change in the drain current. In other words, 17
indicates how many charges can effectively contribute to the drain current out of the total
modulated charges (Qtor). When an ac signal is applied to the gate, the modulated gate charges
are imaged at electrically active sites in the device (e.g. channel electrons, interface states, traps
in AlGaN barrier, etc). Only the mobile charge in the channel (Q,) contributes to the drain
current, thus the modulation efficiency (q) can be defined as
r_ S (4-1)
So far we assumed q = 1 (or Qs = Qt,,), however in practical device operations q can be less than
1 (or Qs < Qtotaj) and now we can rewrite gn andfT incorporating q as
gm -D sat =Q -vs a t  ( =t s 'd Vsat Cr7 (4-2)
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Foisy et al. and Nguyen et al. assumed electrically active sites such as interface states, traps, and
defects can respond to the high frequency signals and q can be largely degraded by parasitic
charge modulations which do not contribute to the drain current. AlGaN/GaN structures are
known to have much higher trap density (or impurity levels) than other material systems [11] [12]
and these inefficient charge modulations could affect its high frequency characteristics.
This chapter studies in detail these two hypotheses on state-of-the-art GaN transistors. We will
show that a large portion of the poor frequency performance of AlGaN/GaN HEMTs can be
attributed to the drop in the intrinsic small-signal transconductance (RF g.) with respect to the
intrinsic DC gm in many of these devices. To mitigate this RF g,.-collapse, the interface between
the gate metal and the AlGaN surface needs to be carefully engineered. Harmonious scaling of
vertical and lateral dimension of the gate is also important to maximize frequency performance
by suppressing short-channel effects. In this regard, we have developed a new gate technology
that solves the RF g,.-collapse problem and the short-channel effects in order to demonstrate
state-of-the-art fT in AlGaN/GaN HEMTs.
4.2. Small-signal parameter extraction
To understand the RF characteristics of AlGaN/GaN HEMTs, it is necessary to accurately
extract their small-signal equivalent circuit parameters and verify their frequency response. For
example,fT andfnax are determined by several small-signal parameters (Figure 2-9):
fT = (4-4)2w(Cgs + Cgd)(1 + (Rs + Rd)g 0 ) + YmCgd(Rs + Rd)
fmax ~ f (4-5)
2 (Ri + RS + Rg)go + ( 2JrfT)RgCgd4
By extracting each small-signal parameter, we can distinguish contributions of each element tofT
and fmax. Thus, an accurate extraction of small-signal parameters is very useful for identifying
problems in device operation, designing new structures, evaluating process technologies, and
optimizing device performance.
Several methods have been proposed to extract small-signal parameters of microwave FETs
from measured S-parameters [13]. However, due to non-conventional properties of submicron
AlGaN/GaN HEMTs such as high gate leakage current [14] and dynamic access resistances [15],
the existing extraction methods are not accurate and need to be adjusted accordingly. In this
section, we introduce a new method for the extraction of the intrinsic small-signal parameters of
AlGaN/GaN HEMTs (Cgs, Cgd, Cds, Ri, Rgd, gm, r, and go) using a modified small-signal
equivalent circuit, on-wafer open/short de-embedding, and the gate current injection technique
[16] to measure the access resistances. This method is simple yet accurate, showing good
agreement between the measured and simulated S-parameters over a large frequency range.
4.2.1. Modified small-signal equivalent circuit
When studying the high frequency performance of GaN HEMTs, it is important to choose an
appropriate small-signal equivalent circuit model that accounts for all the unique physical
phenomena observed in these devices. It is well known, for example, that AlGaN/GaN HEMTs
have a large gate leakage current mainly due to the large density of traps and dislocations in this
material system [17]. This gate leakage current is two to three orders of magnitude higher than
that of AlGaAs/GaAs HEMTs [14]. The large gate leakage current of AlGaN/GaN HEMTs
affects their high frequency characteristics and it is necessary to incorporate this effect into the
small-signal equivalent circuit. Therefore, two additional resistances Rigd (- 1/gigd) and Rgs (=
1/gigs) were included into the intrinsic elements. It will be shown that the addition of Rgd and Rigs
is effective to accurately model frequency behavior of the device later in this section. Figure 4-1
shows the complete small-signal equivalent circuit used to model AlGaN/GaN HEMTs in this
work. This equivalent circuit can be divided into three parts:
(i) The intrinsic region consisting of Cgs, Cgd, Cds, Ri, Rgd, Rigd, Rigs, gm, r, and g,. These
intrinsic elements are dependent on the applied bias conditions.
(ii) The active region consisting of the intrinsic region plus Rg, Rd, and Rs. Rg is constant while
Rd and Rs are bias dependent due to the dynamic access resistance observed in AlGaN/GaN
HEMTs [15]. In general, thefT and fiax measured from the active region are reported in the
literature and compared for the benchmark.
(iii) The extrinsic region consisting of Lg, Ld, Ls, Cpgs, Cpgd, and Cpds. The extrinsic elements are
independent of the applied bias conditions.
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Figure 4-1. Complete small-signal equivalent circuit for an AlGaN/GaN HEMT used in this work. The
circuit is divided into three regions: (i) Intrinsic region, (ii) active region, and (iii) extrinsic region. To
extract S-parameters of the intrinsic region, parasitic pad components from the extrinsic region and gate,
drain, and source resistances (Rg, Rd, and Rs) from the active region need to be de-embedded.
4.2.2. On-wafer de-embedding
To extract the different elements of the intrinsic small-signal equivalent circuit, the S-
parameters were first measured with an Agilent Technologies N5230A network analyzer over the
frequency range from 0.5 to 40 GHz. The network was calibrated with either a short-open-load-
through (SOLT) or a Line-Reflect-Reflect-Match (LRRM) standard and the calibration was
verified by ensuring that both S12 and S21 of the through standard are less than +0.01 dB and that
both Sn and S22 are below -45 dB within the measured frequency range after the calibration.
Since this calibration does not involve any device structure, the S-parameter measurement of the
device includes the extrinsic part of the device such as pad capacitances and inductances as well
............  .. .  . 
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Figure 4-2. Top down layout of a two-finger T-shape AlGaN/GaN HEMT under RF measurement.
Measured S-parameter includes the parasitic pad components of the extrinsic region.
as gate, drain, and source resistances as shown in Figure 4-2. Therefore, in order to obtain the S-
parameters of the intrinsic device the extrinsic pad components and Rg, Rd, and Rs of the device
need to be carefully de-embedded.
On-wafer open and short structures were used to de-embed the effect of parasitic pad
capacitances and inductances. The open and short structures and the AlGaN/GaN HEMTs were
fabricated at the same time on the same wafer. The open structure was formed by removing the
active region of the device leaving only the pad structure, and the short structure is constructed
by replacing the active region of the device with a metal layer, short-circuiting in this way the
source, drain, and gate pads. It should be noted that it is very important to use identical
dimensions for both the open and short structures, and for the measured devices (e.g. pad size,
width of active region, source-drain distance for open structure) to perform accurate de-
embedding. Otherwise, this error could significantly overestimate or underestimate the frequency
characteristics of the device.
.......................
The top-down schematic layouts and model representation of the device under test (DUT),
open, and short structures are described in Figure 4-3. The DUT was modeled by an impedance
matrix of the active device (ZA), and parasitic impedance (ZI, Z2 , Z3) and admittance (Y], Y2 , Y3)
of the extrinsic probing pad. It is noted that ZA does not represent the intrinsic parameter yet
since it still includes the impedances of gate, source, and drain resistances as shown in Figure 4-1.
By comparing Figure 4-3(a) to Figure 4-3(b) and Figure 4-3(c), the impedance matrix of the
active device ZA is found from the following relationships
ZA = Z[Y] - Z123  (4-6)
where Y, is the total admittance matrix of ZA, Z1, Z2, and Z3 and Z[Y] is the impedance matrix
transformed from its admittance matrix Y, following the Y to Z conversion rule described in
Appendix 1. Z123 is the total impedance matrix of ZI, Z2, and Z3. Y and Z123 can be obtained
using the open and short structures as
Yz = YDUT- Yopen (47)
Z1 2 3 = Z[Yshort - Yopen] (4-8)
By substituting Eq. (4-7) and Eq. (4-8) into Eq. (4-6), the impedance matrix of the active device
ZA excluding pad components (pad capacitances and inductances) is obtained by
ZA = Z[YDUT - Yopen] - Z [Yshort - Yopen] (4-9)
As mentioned before, ZA is not the intrinsic parameter due to Rg, Rd, and Rs. The impedance
matrix of the intrinsic device Zin,, therefore, can be extracted by carefully subtracting these
resistances as
= [ ZA,11 - Rg - Rs ZA,12 - Rs (4-10)
itZA,21 - Rs ZA,22 - Rd - RS]
Bias dependent dynamic access resistances Rd and R, were measured using the gate current
injection technique and constant Rg is extracted from the Z-parameters at the zero-biased
condition (Vds = 0 V and Vgs = 0 V) [18]. Finally, the obtained Z-parameter matrix of the intrinsic
device Zi,, was transformed to Y-parameter Yi, which was used to extract all the intrinsic small-
signal elements in the next section.
Open
Figure 4-3. Geometry and model representation of (a) DUT, (b) open, and (c) short structures. The
impedance matrix of the active region (ZA) can be obtained by de-embedding extrinsic pad impedances
(Zi, Z2, Z3) and admittances (Yi, Y2, Y3) by ZA = Z[YDUT - Yopen] - Z[Yshort - Yopen].
4.2.3. Intrinsic parameter extraction
The small-signal equivalent circuit elements of the DUT can be correlated to its Y-parameters
through the following expressions [19].
= Y1 Y1]
in Y21 Y221
2c 2 2 C2
D 1 1+ &zgs2R,2 D2
Yu1 = ggs + 9gig + 
+ 2R Cg 2
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1 +(02 Cgd 2 Rgd 2
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+ jo ( CgsC Ca+ CdD2
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2me . 0)Cgd
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w2RgdCgd2  C
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By separating these complex equations into their real and imaginary parts, ten intrinsic elements
can be determined as listed below. These equations are closed form expressions and do not
require any excessive computation. Detailed mathematical derivations are given in [19].
gigd = -Re(Y 12 ) @ low frequencies (e.g. 50 MHz)
gigs = Re(Y11) + Re(Y 1 2 ) @ low frequencies (e.g. 50 MHz)
Im(Y1 1) + Im(Y12) + Re(Yn1) + Re(Y12) - gigs 2]
gs + Im(Y11) + Im(Y12)
Im(Y) 1+Re(Y) + glgd 2-
Cgd - - 1___ (R ImY 1 2 )6j IM(Y 12)
Cds ~ Im(Y 2 2) + Im(Y12 ) (4-12)0
Re(Y11) + Re(Y12 ) - gigsRi =
R= Cgs(Im(Yii) + Im(Y12))
Rgd = Re(Y12) + gigd
R Cgdlm(Y12)
0= Re(Y22 ) + Re(Y12 )
m ((Re(Y 2,) - Re(Y12)) + (Im(Y21 ) - Im(Y 2)) (1 + 02Cgs2Ri 2 )
=1 .i_ Im(Y) - Im(Y21) - wCsRi(Re(Y2 i) - Re(Y 1 2))
To verify the accuracy of above-described method, extracted intrinsic small-signal equivalent
circuit parameters were used to reproduce measured S-parameters of AlGaN/GaN HEMTs over a
frequency range from 0.5 to 40 GHz using Advanced Design Software (ADS). One of the
o Measurement (0.5 ~ 40 GHz)
ADS simulation (0.5 ~ 100 GHz)
Figure 4-4. Smith chart illustrating an excellent agreement between measured and simulated S-parameters
of an AlGaN/GaN HEMT with Lg = 140 nm.
fabricated AlGaN/GaN HEMTs with Lg = 140 nm which showed fT and f, of 110 GHz and 102
GHz, respectively was used for this verification. Figure 4-4 shows the Smith chart illustrating an
excellent agreement between measured and simulated S-parameters. Also, several figures of
merit in high frequency performance including forward current gain Ih2u12, Mason's unilateral
gain U, maximum stable/available gain MSG/MAG, stability factor k, fT and fna were well
predicted over a large frequency range as shown in Figure 4-5. It is highlighted that the addition
of Rigd and Rigs into the small-signal equivalent circuit plays a significant role to accurately model
the frequency characteristics of the device. As shown in Figure 4-6, without Rlgd and Rigs it is not
possible to precisely model the frequency behavior of the device especially at frequencies below
5 GHz. Therefore, the effect of a large gate leakage current in AlGaN/GaN HEMTs has to be
incorporated into the small-signal equivalent circuit model. The modified small-signal equivalent
circuit and the extraction method described in this section produce accurate intrinsic small-signal
elements which is very important to understand frequency behavior of AlGaN/GaN HEMTs.
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Figure 4-5. Several high frequency characteristics (1h21|2, U, MSG/MAG, k, fT, and fax) showing
an excellent agreement between measured and simulated S-parameters of an AlGaN/GaN HEMT with
Lg= 140 nm.
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Figure 4-6. Importance of Rlgd and Rigs to accurately model measured S-parameters. Without
them (leakage current), it is not possible to precisely model the frequency behavior of the
AlGaN/GaN HEMTs especially at frequencies below 5 GHz.
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4.3. RF g,-collapse
To understand the origin of the lower-than-expected fT in AlGaN/GaN HEMTs, we carefully
extracted intrinsic small-signal parameters following the steps described in the previous section.
Each intrinsic parameter was thoroughly investigated and special attention was paid to the
intrinsic transconductance (gn) and gate capacitances (Cg and Cgd) due to their large contribution
to the fT expression as shown in Eq. (2-29). Interestingly, we observed significant degradation of
gn at high frequency while other intrinsic parameters maintained reasonable values. This
intriguing phenomenon, known as RF g,,-collapse, will be the main focus of this section. We
attribute the lower-than-expected fr in AlGaN/GaN HEMTs to RF g-collapse. To explain the
origin of the RF g.-collapse nitrogen vacancy (VN)-related defects at the AlGaN surface are
proposed as possible origin of RF g,-collapse. To suppress RF g,.-collapse, we applied several
plasma treatment technologies to the AlGaN surface and found that the oxygen plasma treatment
is a very effective way to improve the RF g-collapse and thus fT. The proposed oxygen plasma
treatment significantly improves the DC and RF characteristics of AlGaN/GaN HEMTs.
4.3.1. Summary of observations
Figure 4-7 shows the fabricated standard AlGaN/GaN HEMTs studied in this section.
AlGaN/GaN heterostructures were grown on SiC substrates by metal-organic chemical vapor
deposition (MOCVD) at Cree, Inc. In these samples, the AlGaN barrier had a total thickness of
24 nm and a 1 nm AlN interlayer between the GaN and the AlGaN barrier was used to improve
the surface morphology and to increase the electron mobility in the channel by reducing the alloy
related interface roughness and scattering [20]. A rectangular gate was fabricated instead of a T-
gate to simplify the process flow and the devices were not passivated to better estimate expected
intrinsic parameters such as g., Cgs and Cgd without considering additional effects by the
passivation layer.
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Figure 4-7. A schematic cross-section of a standard AlGaN/GaN HEMT with the small-signal equivalent
circuit elements studied in this section.
As described in Chapter 2, a standard AlGaN/GaN HEMT technology does not involve any
gate engineering steps such as insertion of gate dielectrics, gate-recess, plasma treatment, etc. In
other words, the metal gate is directly deposited on the AlGaN surface forming Schottky metal-
semiconductor junction. We confirmed normal DC behaviors of the fabricated devices and
Figure 4-8 shows DC characteristics of a typical device with Lg = 200 nm and Lsd = 2 gm.
Although the DC performance was reasonable for the device geometry, the RF performance was
lower than expected as shown in Figure 4-9. Measured fT was just 50 GHz while the expected
value exceeds 80 GHz. Measured fma was also low mainly due to the low fT. The short-channel
effects do not play a significant role in this device owing to the high aspect ratio of 8. This is
confirmed by the low drain induced barrier lowering (DIBL) of 25 mV/V extracted from the
subthreshold characteristics in this device. Therefore, a different mechanism is limiting the
frequency performance of the device. To identify the origin of the lower-than-expected fT, the
intrinsic small-signal parameters were carefully extracted. As shown in Figure 4-10, the accuracy
of extracted intrinsic small-signal parameters was confirmed by ADS simulation.
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Figure 4-8. DC characteristics of the fabricated AlGaN/GaN HEMT with Lg = 200 nm and Lsd = 2 pm. (a)
I-V and (b) transfer characteristics.
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Figure 4-9. RF characteristics of the fabricated AlGaN/GaN HEMT with Lg = 200 nm and Lsd = 2 pm.
Lower-than-expectedfT of 49 GHz was measured.
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Figure 4-10. Intrinsic small-signal parameters were carefully extracted and the accuracy was verified by
ADS simulation. A good agreement between the measured and simulated S-parameters was confirmed.
Figure 4-11 compares extracted intrinsic Cgs, Cgd, g,", and g, to their expected values. It is
noted that the intrinsic parameters, in the ideal case, should be independent of the measured
frequency. The expected intrinsic Cgs and Cgd normalized to the gate width were estimated from
the expressions in Chapter 3,
Cgs (4-13)
2 Eb
Cg 2 Xdep (4-14)
L9
where 8b is the dielectric constant of the barrier, Lg is the gate length, and tb is the thickness of the
barrier. The factor of 2/3 in the expression of Cgs accounts for the charge partitioning in the
device when this is operating in the saturation region [21]. Xdep represents the extension of the
depletion region in the drain access region. Xdep is assumed to be 0.5 gm at given bias condition
(VDG ~ 11 V) [22]. Although Xdep is not rigorously verified, its variation does not significantly
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affect to fT (or lower-than-expected fT) due to relatively small contribution of Cgd to fT. Strictly
speaking, the extracted intrinsic Cgs and Cgd include external fringing capacitances which are not
considered in these two equations. Thus, as will be shown in Section 4.5.2., these fringing
capacitances were extracted (Cgs,ex and Cgd,ex) and added to the Eq. (4-13) and Eq. (4-14). The
expected intrinsic transconductance at high frequency (RF g, or g,i,) was calculated from the
measured extrinsic DC g,, by taking into account Rs, Rd, and go [23].
_ gm(1 + (Rs + Rd)go) (4-15)
1 - gmRs
As shown in Figure 4-11, we found that extracted intrinsic gm,i was significantly lower than its
expected value, while extracted intrinsic Cgs and Cgd were well within the expected ranges. It is
noted that go was not analytically calculated, however it was also well within the reasonable
range considering the slope of the IV characteristics in Figure 4-8(a) at the bias point. Thus, only
the intrinsic gn.,i largely deviates from its expected value. Since fT is proportional to gmi, fT
becomes largely degraded by this collapse of go,i at high frequency, the RF gm-collapse.
Therefore, we attribute the lower-than-expect fT in our devices to RF gm-collapse. The RF gm-
collapse was repeatedly observed in several wafers from four different vendors although the
amount of collapse varied. Thus, we believe that the RF gm-collapse plays an important role in
(a) (b)
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Figure 4-11. Comparison between extracted small signal parameters and their expected values. (a) Cgs and
Cgd, (b) g, and go.
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explaining the large variation offrs reported in the literature at a given gate length.
4.3.2. Effect of plasma treatment
The RF g-collapse was found to be strongly affected by surface plasma treatments performed
in the gate region immediately before gate metal deposition. As shown in Figure 4-12, several
plasma treatments were applied to the gate region. Typical plasma treatments used in GaN
device processing such as C12/BCl 3, CF4, and 02 plasma treatments were tested. The processing
conditions of each plasma treatment were carefully optimized to prevent any negative effect in
the material properties underneath the gate (Table 4-1). For example, the power of each plasma
treatment was kept very low to avoid degradation in the channel transport often caused by
plasma induced damage or ion bombardment. After the plasma treatment, Ni/Au gate metals
were deposited and the RF g-collapse was investigated in each sample.
Figure 4-13 compares expected and extracted intrinsic g,,, of each plasma treated sample as a
function of measured frequency. As expected, a significant drop of RF g, was observed in the
device without treatment. Although the C12/BCl 3 plasma treatment increased DC gm by slightly
recessing the gate region, it could not recover RF g,, to its expected level. On the other hand,
devices with CF4 and 02 plasma treatment largely improved RF g, compared to the one without
treatment and successfully eliminated RF g-collapse.
s C12/BC13 PlasmaPlasma 
- CF4 Plasmatreatment 
- 02 Plasma
ZEP
2DEG
GaN
Figure 4-12. Several plasma treatments were applied before gate metallization to investigate their effects
to RF g,.-collapse.
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*Temperature = 25 *C
Plasma System ConditionTreatment Sse
CI2/BCl3 Plasma Plasma est C12/BC13 = 5/15 sccm, Pressure = 4 mtorr, ECR /RF = 100 W/60 V
CF 4 Plasma E-RIest CF 4 = 25 sccm, Pressure = 4 mtorr, ECR /RF = 100 W/60 V
02 Plasma plsma as er Pressure < 0.4 torr Power = 800 W
Table 4-1. Optimized conditions to study effect of different plasma treatment to RF gm-collapse.
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Figure 4-13. Comparison between expected and extracted intrinsic g,,, of each plasma treated sample as a
function of measured frequency. Both CF4 plasma and 02 plasma treatments are effective to suppress RF
g,-collapse.
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Table 4-2. Measurement conditions used during the XPS analysis of plasma-treated samples.
X-ray Photoelectron Spectroscopy (XPS) measurements were conducted on the AlGaN surface
after each plasma treatment to study the impact of each treatment on the AlGaN barrier. The
measurement conditions are given in Table 4-2 and XPS data is quantified using relative
sensitivity factors and a model that assumes a homogeneous layer. Photoelectrons are generated
within the X-ray penetration depth (typically many microns), but only the photoelectrons within
the top three photoelectron escape depths are detected. Escape depths are on the order of 1.5 ~
3.5 nm, which leads to an analysis depth of 5 - 10 nm. Typically, 95% of the signal originates
from within this depth.
Table 4-3 summarizes the atomic concentrations of the elements detected in the top 5 ~ 10 nm
of AlGaN barrier by the XPS measurements. The values given are normalized to 100 % and the
detection limits are approximately 0.05 to 1.0 atomic %. Major factors affecting the detection
limits are the element itself (heavier elements generally have lower detection limits),
interferences (can include photoelectron peaks and Auger electron peaks from other elements),
and background (mainly caused by signal from electrons that have lost energy to the matrix).
Gallium has two distinct signals found on opposite ends of the energy range and these are the
Ga3d signal with a low binding energy (i.e. photoelectrons have a high kinetic energy) and the
Ga2p3 with a high binding energy (i.e. photoelectrons have a low kinetic energy). The kinetic
energy differences result in the Ga2p3 signal originating from shallower depths than the Ga3d
signal. If the sample is homogeneous, quantifying with either signal will result in identical
concentrations. Conversely, a heterogeneous sample may result in very different Ga
concentrations depending on the signal used. For this reason, samples were quantified using both
Ga3d and Ga2p3 signals as shown in Table 4-3(a) and Table 4-3(b), respectively.
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Instrument: PHI Quantum 2000
X-ray source: Monochromated Alk 1486.6eV
Acceptance Angle: ±230
Take-off angle: 450
Analysis area: 1400pm x 300gm
Charge Correction: C1 s 284.8 eV
(a) Ga3d signal
RF gm-collapse Al Ga N 0 F C Cl Si B
As-grown Yes 9.0 30.1 28.0 20.2 1.6 10.7 0.2 0.3 -
C12/BC3 Plasma Yes 9.5 31.4 36.1 8.2 0.8 10.0 2.2 - 1.7
CF4 Plasma No 8.6 27.1 22.6 14.4 14.4 12.3 0.6 - -
02 Plasma No 8.8 29.1 22.4 26.8 2.0 10.4 0.2 0.4 -
Ga2p3 signal
RF gm-collapse Al Ga N 0 F C Cl Si B
As-grown Yes 9.3 27.8 28.9 20.8 1.7 11.0 0.2 0.3 -
C12/BC3 Plasma Yes 10.1 27.3 38.3 8.7 0.9 10.6 2.4 - 1.8
CF4 Plasma No 9.2 22.1 24.2 15.4 15.4 13.2 0.6 - -
02 Plasma No 9.1 26.6 23.2 27.7 2.1 10.8 0.2 0.4 -
Table 4-3. Atomic concentrations of the elements at the AlGaN surface after each plasma treatment
detected by the XPS using (a) Ga3d signal and (b) Ga2P3 signal. XPS detects all elements with an atomic
number of 3 (Li) and above. XPS does not detect H or He because the diameter of these orbitals is so
small, reducing the catch probability to almost zero. A dash line '-' indicates the element is not detected.
As already shown in Figure 4-13, only CF4 and 02 plasma treatments suppress RF g,-collapse.
The main change observed in the samples after plasma treatment was a reduced percentage of N
atoms, which was accompanied by an increase in the percentage of F and 0. Since the
electronegativity (tendency of an atom to attract electrons) of F and 0 is higher than N (N < 0 <
F), the introduced F and 0 could attract the valence electrons of Ga more strongly than N,
forming GaF 3 and Ga20 3. In fact, the formation of GaF 3 and Ga20 3 at the AlGaN surface was
confirmed by XPS measurements after CF4 and 02 plasma treatment, respectively. While F and
0 exchange their sites with N, it is also possible that nitrogen vacancies (VN) can be filled by F or
0, therefore reducing VN-related defects as well as dangling bonds near the AlGaN surface. The
existence of nitrogen vacancies (VN) in AlGaN or GaN has been previously reported by several
researchers and the VN-related defects are known as donor-like states [24][25] (positively
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charged when empty and neutral when filled) causing strong Fermi level pinning at the AlGaN
surface, reduction of the barrier height and increased leakage currents at the AlGaN Schottky
interface, as well as higher current collapse in AlGaN/GaN HEMTs [26]. The Cl2/BCl 3 plasma
treatment acted in a way completely different from CF 4 and 02. In the case of Cl2/BCl 3, XPS
measurements revealed an increase in the percentage of N atoms, while reducing the amount of
0. This indicates that there was no chemical reaction or consumption of N or VN. Therefore,
based on the XPS analysis we speculate RF g,.-collapse could be caused by VN-related defects.
4.3.3. Origin of RF gm-collapse
Frequency dependent transconductance behavior was previously observed and studied in
several material systems such as GaAs, SiC, and GaN [27][28][29]. This phenomenon is called
transconductance dispersion (or g, dispersion) and two types of g, dispersion have been
identified in the past, positive and negative. The positive (negative) gm dispersion means that
tranconductance at the high frequencies is higher (lower) than that at the low frequencies. The
transition frequency is typically in the range of 10 ~ 105 Hz. In GaAs FETs, the positive gm
dispersion is believed to be due to the DX center under the gate and the negative gn dispersion is
thought to be due to the surface states existing on the ungated source/drain access regions [30].
The positive gm, dispersion is explained as following. At low frequencies, electrons in the DX
center respond to the applied alternating signal and can be fully modulated. During the positive
(negative) cycle of the signal, energy level of the DX center (EDx) becomes lower (higher) than
the Fermi level in the channel (EF) and thus electrons are captured by (emitted from) DX centers.
This results in the reduction of the 2DEG charge modulation in the channel and lowers
transconductance. At high frequencies, on the other hand, electrons in the DX centers are unable
to follow the applied alternating signal. Thus, the alternating signal applied to the gate fully
modulates the 2DEG charges resulting in the increase of transconductance.
The negative gm dispersion is explained as following. At low frequencies, electrons captured at
the surface states in the source/drain access regions can follow the applied alternating signal.
Thus, depletion layers under the access regions are simultaneously modulated with the region
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underneath the gate. At high frequencies, on the other hand, the electrons are not able to follow
the signal, and the depletion region underneath the gate is only modulated, resulting in the
decrease of the transconductance. The negative gm dispersion is dependent on the surface leakage
current from the gate and can be suppressed by the surface passivation with Si 3N4 [31].
What we observe in our AlGaN/GaN HEMTs, RF g,,-collapse, is similar to the negative gm
dispersion reported in the literature. However, although more analysis needs to be carried out, we
believe RF g,-collapse is a clearly different phenomenon because of following reasons. First of
all, the transition frequency of RF gm-collapse (~107 Hz) is much higher than that of
transconductance dispersion (~103 Hz). Also, there was no clear correlation between gate
leakage and RF g-collapse opposite to what has been seen in the gm dispersion [32]. Moreover,
source/drain access regions are not likely responsible for the RF g,,-collapse since a surface
treatment applied only underneath the gate (± 20 nm) successfully eliminated RF g-collapse.
More importantly, RF g,.-collapse was also observed in fully passivated samples without evident
current collapse, although better statistics from more samples are required to fully prove it.
To understand the origin of RF g-collapse, we first looked at the expression of intrinsic g,
given by measured Y-parameters (transformed from measured S-parameters) as
gm = ((Re(Y 2,) - Re(Y12 )) + (Im(Y2 1) - Im(Y1 2)) (1 + (>2Cgs 2Rj 2 ) (4-16)
We focused on the device with Lg = 200 nm, Wg = 100 pm, and Lsd = 2 [tm, This device showed
an RF g,-collapse similar to the one shown in Figure 4-11. In this device, the extracted Cgs and
R were 41 fF and 23 Q which results in (1 + co2Cgs2R 2 ) 1 throughout the measured frequency
range. Also, Re(Y21) and Im(Y21) dominate the equation since they are in the order of 10-2 ~ 10-3
while Re(Y12), Im(Y 12 ) are in the order of 10-4 ~ 10~6. Now, the expression for g,, can be
simplified by
(Re(Y + Im(Y) 2 ) (4-17)
Thus, gm is mainly determined by the forward transfer admittance (or forward gain) Y21.
From Appendix 1, Y21 is related to the measured S-parameter as
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where Zo is the characteristic impedance, typically Zo = 50 K. By carefully analyzing the
measured S-parameters, we can identify the reason for low Y21 or low intrinsic gn. Figure 4-14
shows measured S-parameters as a function of frequency from 10 MHz to 40 GHz. The
measurement was divided into two frequency regions, high frequency range 1 - 40 GHz and
lower frequency range 0.01 ~1 GHz. Interestingly, the magnitude of the forward gain S21
dropped significantly with increasing frequency up to 1 GHz while other S-parameters showed
expected frequency dependencies. Figure 4-15 highlights this drop of |S21| by comparing it to its
expected frequency behavior. |S21| value was initially as high as its expected value, however
when increasing frequency over 10 MHz, |S211 rapidly decreases largely deviating from its
expected value. Since Y21 is directly proportional to S21 (Eq. 4-18), this drop of S21 causes low Y21
and, ultimately, low intrinsic g,,. It is noted that the change in S21 does not affect Y11, Y2, and Y22
significantly due to its small contribution to their S-to-Y transformation (Appendix 1). Thus, the
drop of S21 with frequency hardly changes other intrinsic parameters such as go, Cgs and Cgd, in
good agreement with the observed frequency behaviors of Cgs, Cgd, gn and go in Figure 4-11.
Therefore, RF gm-collapse in AlGaN/GaN HEMTs is mainly due to the degradation of the
forward gain S21 at high frequency operation. In other words, the incident power is inefficiently
lost in the device producing less forward gain at high frequency.
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Figure 4-14. Magnitude of measured S-parameters as a function of frequency. The S-parameter
measurement was carried out in two frequency regions, high frequency range 1 ~ 40 GHz and lower
frequency range 0.01 - 1 GHz. Piecewise continuous curves indicates RF g,-collapse is not a function of
time, but a function of frequency. The drop of S21 causes low Y21 and, ultimately, low intrinsic g,,.
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Figure 4-15. A large deviation of forward gain IS21| with respect to its expected frequency dependency.
Measured S-parameters were modeled by ADS simulation. Figure 4-16 shows the modified
small-signal equivalent circuit designed to model RF gm-collapse in AlGaN/GaN HEMTs.
Additional voltage controlled current source (VCCS) with negative transconductance g,' and
transconductance delay r' of 0.01 1 I GHz range was inserted in series with the original VCCS to
simulate RF g,-coallpse. The net g,, of the device drops as increasing the frequency due to the
negative gin' and the transition frequency of RF g-collapse is set by t'. This additional VCCS
successfully models measured S-parameters by only degrading IS21| (or net g.), but barely
changing other S-parameters (or Cgs, Cgd, go, etc) as shown in Figure 4-17. Thus, RF gm-collapse
seems to be mainly caused by decreasing intrinsic gm as increasing the frequency and not
associated with other small-signal elements such as Cgs, Cgd, and g,. It is also highlighted that
modifying other small-signal equivalent circuit elements such as extrinsic Rs and Rd cannot
model RF gm-collapse since it changes not only S2 1 but also other S-parameters. Therefore,
access regions of the devices are not responsible for RF-g,,-collapse and this is another evidence
that RF gm-collapse is different from the negative gn dispersion reported in the literature.
Although RF gm-collapse was investigated in this section, further theoretical and experimental
studies are necessary to clarify the mechanism of RF g-collapse.
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Figure 4-16. Modified small-signal equivalent circuit of the active region designed to model RF g,-
collapse in AlGaN/GaN HEMTs. Voltage controlled current source (VCCS) with negative
transconductance g,,' and transconductance delay T' of 0.01 - 1 GHz range was added to the circuit.
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Figure 4-17. Comparison between measured and ADS modeled S-parameters of modified small-signal
equivalent circuit in Figure 4-16. There is a good agreement between measurement and ADS simulation
and it confirms RF g-collapse is not associated with other small-signal elements such as Cgs, Cgd, and g,.
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4.3.4. Oxygen plasma treatment
Although both CF4 plasma and 02 plasma treatments are effective in terms of preventing RF
g-collapse, 02 plasma treatment was used to improvefT in AlGaN/GaN HEMTs since it is more
controllable and reproducible than CF 4 plasma treatment. The CF 4 plasma treatment was
previously studied by other researchers mainly to realize enhancement mode operation in
AlGaN/GaN HEMTs [33][34]. The incorporation of F ions in the AlGaN barrier by the CF 4
plasma treatment is known to be responsible for the positive shift of threshold voltage [34].
However, CF4 plasma treatment often results in mobility degradation in the 2DEG channel and
reduction in the on-current, which can in many cases be partially recovered by a high-
temperature annealing. Also, the amount of threshold-voltage shift is sensitive to the treatment
condition and hard to control precisely. 02 plasma treatment, on the other hand, is a very
attractive option for preventing RF g,.-collapse and at the same time it improves the mobility,
prevents threshold-voltage variations, and reduces gate leakage current without degrading on-
current as will be shown in this section.
02 plasma treatment was applied to the exposed AlGaN surface right before the gate
metallization of AlGaN/GaN HEMTs. The 02 plasma treatment promotes the formation of
Ga20 3 over A12 0 3 at the AlGaN surface and it was confirmed by XPS measurement (Table 4-4).
By taking cross-sectional high-resolution transmission electron microscopy (HR-TEM) of the
fabricated device, a thin oxide layer (could be combination of Ga2 0 3 and A12 0 3) was also
observed between the gate metal and the AlGaN surface as shown in Figure 4-18. The process
for the formation of this oxide layer was experimentally confirmed to be self-terminating, as
predicted by other reports [35]. The oxide thickness saturated at about 5 nm after 20 minutes of
02 plasma treatment. The oxide thickness introduces a negative threshold-voltage shift in the
transistor characteristics consistent with the change in the gate-to-channel distance.
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Oxygen chemical state in % of total 0
GO23, Ga0N A120 3, AIxOyNz,a 203 , GXyz AIOOH, Organic 0
As-grown 29 71
02 plasma 58 42
Table 4-4. Percentage of the total atomic concentration of the oxygen detected at AlGaN surface.
The formation of the gate oxide effectively reduces the gate leakage current by at least one
order of magnitude without degrading the on-current (Figure 4-19) [36]. In addition, the oxide
layer enhances the effective mobility (or electron velocity) possibly due to the reduction of a
parallel conduction by improving the gate control over the channel and/or because of the change
in electric field distribution by the gate dielectric [37]. The improved transport properties by the
02 plasma treatment are summarized in Figure 4-20. Figure 4-20(a) shows slightly improved
drift mobility over a wide range of charge density measured from FAT-FET and Figure 4-20(b)
shows more than 15% increased peak transconductance in the HEMT with Lg = 200 nm.
~~Ga2O3
Figure 4-18. A cross-section HR-TEM image of HEMTs at the interface between gate metal (Ni) and the
AlGaN surface. 1 ~ 5 nm of Ga 20 3 layer depending on the treatment time was confirmed in conjunction
with XPS measurement shown in Table 4-4.
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Figure 4-19. Reduced gate leakage current by 02 plasma treatment in (a) Schottky diode and (b) HEMT
with Lg = 200 nm.
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Figure 4-21. Comparison between DC and RF extrinsic transconductance of a device with L. = 100 nm
(a) without and (b) with 02 plasma treatment over different bias conditions. 02 plasma treatment recovers
RF gin to the DC g,, level and eliminates RF gn -collapse.
The most important effect of 02 plasma treatment for improving high frequency performance
of AlGaN/GaN HEMTs is suppressing RF g-collapse. Figure 4-21 compares DC and RF
extrinsic transconductance of a device with Lg = 100 nm with and without 02 plasma treatment.
As expected, without any treatment there is a significant drop in RF g,, compared to DC g"
(Figure 4-21(a)). This problem can be eliminated by applying 02 plasma treatment to the gate
region and as a result RF g,,, almost matches DC g,, over the entire range of measured VGS
(Figure 4-21(b)).
Finally, as a result of all the advantages of using 02 plasma treatment described so far, fT and
its scaling behavior largely improves. Figure 4-22(a) compares fT of Lg = 170 nm devices with
and without 02 plasma treatment. Due to the suppression of RF g-collapse after the 02 plasma
treatment, the fr of the 02 plasma-treated sample is almost two times higher than the device
without the treatment. Figure 4-22(b) shows scaling behavior of fT for the devices with and
without 02 plasma treatment. Without the treatment, the fT of the devices was barely affected by
scaling Lg. This is due to the degradation of gm by both RF gm-collapse and short-channel effects.
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Figure 4-22. 02 plasma treatment improves (a) fr a factor of two
suppressing RF g,,-collapse.
By applying 02 plasma treatment, the scaling behavior of fT is
the suppression of RF g-collapse.
and (b) scaling behavior of fr by
largely improved mainly due to
4.4. Advanced gate technology
To maximize fT in AlGaN/GaN HEMTs, RF gm-collapse, short-channel effects, and the gate
lengths should be simultaneously minimized. To achieve this goal, RF g.-collapse needs to be
eliminated by applying 02 plasma treatment. In addition, vertical scaling of AlGaN barrier (tb)
has to be accompanied by lateral scaling of Lg to maintain high aspect ratio (Lg / tb) and avoid
strong short-channel effects. Finally, the already fabricated gate electrode needs to be shortened
even more by laterally etching the gate metal. In this section, we present an advanced gate
technology that combines vertical gate-recess, 02 plasma treatment, and lateral gate-etch to
achieve state-of-the-art fT in AlGaN/GaN HEMTs.
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(a) (b)
As-developed After 02 plasma treatment
Figure 4-23. 02 plasma treatment etches organic materials (e.g. photoresist, e-beam resist, etc) and
deteriorates as-defined gate profile. Gate length was increased from (a) 90 nm to (b) 140 nm by applying
02 plasma treatment for 5 minutes.
4.4.1. A12 03-sidewall technology
Although the 02 plasma treatment is very attractive to improve high frequency performance of
AlGaN/GaN HEMTs, there is a process issue that needs to be solved for its practical application.
In the standard fabrication process of AlGaN/GaN HEMTs, the oxygen plasma treatment is
applied after developing the gate pattern and right before depositing the gate metals. However,
applying the 02 plasma treatment at this step etches away organic materials such as e-beam resist
and photoresist. This causes a widening of the gate structure originally defined by the e-beam
lithography. Figure 4-23 shows the cross-sectional SEM image of the gate region before the gate
metallization and how the 02 plasma treatment adversely affects the patterned e-beam resist. The
as-defined gate length was 90 nm, however the patterned gate length was increased more than
50 % to 140 nm after the 02 plasma treatment. Also, adding more process steps such as vertical
gate recess makes the resist even more vulnerable to the damage (Figure 4-24(a)). Such a wide
gate length is not acceptable for high frequency devices.
To solve the problem of e-beam resist removal by the 02 plasma treatment, an A1203-sidewall
technology has been developed to protect the patterned gate profile from the processing steps,
especially 02 plasma treatment. Atomic layer deposition (ALD) is a self-limiting sequential
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surface chemistry that deposits precisely one atomic layer of material per deposition cycle
achieving very conformal thin-films even in high aspect ratio (> 40) and complex structures [38].
Figure 4-24(b) shows cross-section SEM image of the patterned gate profile after A12 0 3
passivation by ALD at 80 'C. It is important to keep the ALD temperature below 100 'C to
prevent the reflow of the e-beam resist, which could distort the gate profile. It should be noted
that the conformal deposition of 10 nm of A12 0 3 passivation helps to reduce the defined gate
length from 90 nm to 70 nm by creating 10-nm-thick sidewalls on each side. Figure 4-24(b) also
shows the cross-section of the gate pattern with 10 nm ALD A120 3 passivation after applying a
gate-recess, followed by the 02 plasma treatment. The A12 0 3 sidewalls successfully protected the
originally defined gate length of 70 nm even after these processing steps. Therefore, ALD A12 0 3-
sidewall technology allows the use of an 02 plasma treatment without widening the gate length.
The next section will discuss the advanced gate technology, based on the ALD A120 3-sidewall
technology and 02 plasma treatment, that we have used in this work to maximize fT in
AlGaN/GaN HEMTs.
(a) (b)
ALD A1203 SidewallAs-developed
at 80*C
After gate-recess After gate-recess
+ 02 plasma treatment + 02 plasma treatment
Figure 4-24. (a) Issues in using 02 plasma treatment and (b) how A120 3-sidewall technology fix the
problem. It should be noted that although (b) shows modified angle of the resist profile from its original
reverse angled undercut profile, there was no problem with the subsequent lift-off process. We believe the
profile is still kept reverse angled or almost vertical even after the gate-recess and 02 plasma treatment,
however it is distorted by the electron beam radiation during the SEM analysis.
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4.4.2. New gate process to maximizefT
Figure 4-25 summarizes the gate technology used in this work. Sub-micron gates were
patterned by 30-keV electron-beam lithography on a single ZEP resist layer. The patterned ZEP
layer was coated by a 10 nm of A12 0 3 dielectric layer deposited by atomic layer deposition. A
deposition temperature of 80 'C was used to prevent the thermal reflow of the ZEP. Then a low-
power gate recess was applied using Cl 2/BCl 3-based electron cyclotron resonance reactive ion
etching (ECR-RIE). The gate recess was followed by an 02 plasma treatment of the exposed
AlGaN surface. It should be highlighted that the remaining A120 3 sidewalls play an important
role to protect the ZEP layer from the 02 plasma, preserving the original gate length defined by
the e-beam lithography. After the oxygen plasma treatment, a Ni/Au (10/70 nm) metal stack was
deposited for the gate contact and, finally, a selective Ni etching was performed to further reduce
the physical gate length.
* Vertical gate-recess (SCEJ)
* 02 plasma treatment (RF gm-collapse)
- Lateral gate-etch (Lg,)
1. E-beam Litho. 4. 02 Plasma Treatment
ZEP ZEP
2 ALD-A120 3 (10 nm) 5. Metal Depo (Ni/Au=10170 nm)
3 Recess (C12-based ECR-RIE) 6. Selective Ni Etch
Figure 4-25. New gate technology developed in this work and relevant cross-section SEM images in each
step. 10 nm of ALD-A120 3 sidewalls protects the gate length defined by e-beam lithography from the
oxygen plasma treatment. After Ni/Au gate metal deposition, the bottom Ni layer was selectively etched
to further reduce the physical gate length.
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The selective Ni-etch in this work was accomplished by multiple cycles of coating and
stripping ZEP. Detailed process is spin coating a single layer of ZEP, baking it on a hot plate at
180 'C, and finally removing ZEP by N-Methyl-2-Pyrrolidone (NMP, CH 3N(CH 2 )3CO). The
NMP is a chemically stable and powerful solvent used in the electronics industry for many years
as a photoresist (or e-beam resist) stripper. This Ni-etch process is a very convenient way to
reduce the gate length because it does not degrade any device characteristics. Also, the lateral
etch of Ni can be easily controlled by the number of process cycles used. However, the
mechanism of the Ni-etch in the above process is not fully understood. There are two
possibilities: One is that the Ni surface reacts with ZEP during the baking step and the reacted
portion of Ni is stripped by NMP; another possibility is that the Ni surface is oxidized during the
baking step and the NiOx is then removed by NMP. Figure 4-26 shows the improvement of fT by
applying the selective Ni-etch to an AlGaN/GaN HEMT with gate length of 250 nm. After one
cycle of the Ni-etch process, fT of the device increased by 24 % from 74 GHz to 97 GHz mainly
thanks to 20 % reduced Cgs (or Lg). Due to the increasedfT,fmax of the device was also improved
by 16% from 108 GHz to 128 GHz (not shown in Figure 4-26).
Figure 4-27 shows top-down SEM image and cross-section TEM image of successfully
(a) (b)
50 - -
As-fabricated Lg= 250 nm
VDS =9 V, VGS =-3.4 V
S30 After icy Ni-etch
201 T =97 GHz
,a As-fabricated
fT =74 GHz
u10 100
Frequency [GHz]
As-fabricated
500-
After 1cy Ni-etch Cgs
300
o6 200
CDC
100 Cgd
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Figure 4-26. (a) Selective lateral Ni-etch of the gate improves fT. (b) The reduction of the gate length by
the lateral Ni-etch was confirmed by the reduced intrinsic Cgs, extracted from the measured S-parameters.
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Figure 4-27. Schematic (left) and cross-section STEM image (right) of recessed AlGaN/GaN HEMT. The
physical gate length (Lg) after lateral Ni-etch is 55 nm. The barrier thickness (tb) after vertical gate-recess
is 17 nm (1 nm AIN spacer is included.).
fabricated AlGaN/GaN HEMTs following the new gate process in this work. A gate length of 55
nm and the remaining AlGaN barrier thickness of 17 nm were precisely measured from the TEM
image. It should be highlighted that the selective Ni-etch reduced the effective gate length by
more than 40%.
4.5. Device characteristics
4.5.1. DC characteristics
Figure 4-28 shows the DC characteristics of one of the fabricated AlGaN/GaN HEMTs with Lg
of 55 nm, gate-to-channel distance (tb) of 17 nm, and source-to-drain distance (Lsd) of 1 jim. As
shown in Figure 4-28(a), the device exhibited a low on resistance of 1 Q-mm and a low knee
voltage of 2 V due to the tight source-to-drain distance (LId = 1 pm) and the optimized ohmic
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Figure 4-28. DC characteristics of a recessed and oxygen plasma-treated AlGaN/GaN HEMT
tb = 17 nm, Lsd = 1 pm). (a) I-V and (b) transfer characteristics.
-2 0
(Lg= 55 nm,
contact resistance (Re < 0.2 n-mm). An excellent pinch-off and gate modulation of the channel
current were also confirmed. Figure 4-28(b) shows a high peak transconductance of 500 mS/mm
owing to the vertical gate-recess while keeping the gate leakage current below 1 iA/mm thanks
to the gate dielectric formed by the 02 plasma treatment. On the other hand, the appreciable
output conductance and drain induced barrier lowering (DIBL) observed in this device indicate
that the gate-to-channel distance needs to be further scaled to reduce the short-channel effects.
4.5.2. RF characteristics
The RF performance was characterized from 0.5 to 40 GHz using an Agilent Technologies
N5230A network analyzer. The network analyzer was calibrated with a short-open-load-through
(SOLT) standard and the calibration was verified by ensuring that both S12 and S21 of the through
standard are less than +0.01 dB and that both S11 and S22 are below -45 dB within the measured
frequency range after the calibration. On-wafer open and short structures were used to de-embed
the effect of parasitic pad capacitances and inductances as described in this chapter. A record fT
of 225 GHz was obtained in devices with a source-to-drain distance of 1 pm by extrapolating
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Figure 4-29. RF characteristics (|h2 |2, Mason's unilateral gain U, and MSG/MAG) against frequency for
an AlGaN/GaN HEMT with Lg = 55 nm. The inset shows comparison of measured and modeled S-
parameters. The relatively lowfa values in our devices are mainly due to the large gate resistance (Rg).
Ih2 12 with a slope of -20 dB/dec using a least-square fit as shown in Figure 4-29. For devices
with a source-to-drain distance of 2 tm, thefT was 205 GHz.
The accuracy of thefT value was confirmed by carefully examining the validity of the extracted
small-signal equivalent circuit parameters with respect to their expected values (g,., Cgs, Cgd, etc).
For comparison, the highestfT reported so far in nitride transistors was 190 GHz in 6-nm barrier
AlGaN/GaN HEMTs with 60-nm gate length [3]. The fT of 225 GHz reported in this work was
achieved in spite of much higher AlGaN barrier thickness (tb = 17 nm) and stronger short-
channel effects. This implies a great potential of the advanced gate technology developed in this
work to further improve fT. Figure 4-30 shows fT and fa at different bias points and the
maximum fT and fa values were found as 225 GHz and 125 GHz, respectively. The bias
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Figure 4-30. Bias dependent (a) fT and (b) fn values of the same device in Figure 4-29. The bias
dependency offT was similar to that of intrinsic g,.
dependency of fT was similar to that of intrinsic g,. The relatively low fmax values in our devices
were mainly attributed to the high gate resistance due to the small cross-section area of the
fabricated gate metal, which causes more than ten times higher gate resistance than conventional
T-shape gate.
The small-signal equivalent circuit parameters of the fabricated devices were carefully
extracted as described in previous sections and the accuracy of the extracted values was verified
by comparing the S-parameters of the extracted equivalent circuit with the measured S-
parameters over the measured frequencies. The Advanced Design System (ADS) software was
used in these simulations.
We first studied the effect of lateral (Lg) and vertical (tb) scaling to the device characteristics as
shown in Figure 4-31. Without any vertical gate recess (tb = 22 nm), the peak transconductance is
reduced with Lg scaling due to the strong short-channel effects [39]. This g,, roll-off also
significantly degrades fT and its scaling behavior. The short-channel effects can be minimized by
increasing the aspect ratio (Lg / tb). As the AlGaN thickness is reduced by the gate recess, the
aspect ratio increases and both g,, roll-off and scaling behavior of fT gradually improves. For
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Figure 4-31. (a) Measured DC g ,peak and (b)fT as a function of Lg for different tb. The gm,peak and fT drop as
reducing Lg is mainly due to short-channel effects. This drop can be mitigated by reducing tb, which
increases the aspect ratio of the gate (Lg / tb) and reduces short-channel effects.
example, when Lg = 75 nm, the fT can be increased by more than 30 % when reducing the AlGaN
barrier thickness from 22 nm (fT = 153 GHz) to 17 nm (fT = 201.5 GHz). Therefore, it is very
important to achieve harmonious scaling of both Lg and tb simultaneously to maximize fT in
AlGaN/GaN HEMTs.
A detailed delay analysis was performed based on the extracted small-signal parameters to
identify how to improve fT even more. The fT of a HEMT is inversely proportional to the total
delay (Troai), and Ttotal can be divided into three different components: intrinsic delay (rift),
extrinsic delay (text), and parasitic delay (Tpar) [40]:
1
Ttotal = = Tint + Text + Tpar (4-19)2 lrfT
1 9m
27r Cg go (4-20)
Cfs + Cgd + gmCgd(RS + RD) + (1 + g
where rin is the time taken by the electrons to cross the intrinsic channel region (Lg) right
underneath the gate, Text is associated with the external fringing gate capacitances and interpreted
as the additional transit time due to the extended channel region (ALg), and Tpar is the RC time
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delay needed to charge and discharge the remaining parasitic portion of the channel region. Each
delay can be calculated from extracted small-signal parameters (Figure 4-32) as
Tint = Cgs'i + Cgdi (4-21)9m
Text = Cgs,ex + Cga,ex (4-22)9m
r (1RS go] (4-23)Tpar = Cd(Rs+RD) 1+(1 + C) (-
gd gim
where the internal gate capacitances (Cgs,i, Cgdi) without the external gate fringing capacitances
(Cgs,ex, Cgdex) were obtained from the scaling behavior of Cgs and Cgd as shown in Figure 4-33.
Figure 4-34 shows the delay analysis of the devices with 17 nm AlGaN barrier thickness as a
function of the gate length. It is found that even for a device with an Lg = 55 nm which
demonstrated a record fT of 225 GHz, 60 % of the total delay was dominated by the intrinsic
delay. Therefore, more aggressive scaling of both Lg and tb, combined with the 02 plasma
treatment will further increase fT in AlGaN/GaN HEMTs. It is expected that an fT of 300 GHz is
achievable by applying current technology and further scaling Lg without additional efforts to
improve the parasitic delays (e.g. R, and Rd). Much higher performance with fT in excess of 400
GHz can be obtained by simultaneously reducing device dimensions and parasitic components as
shown in Figure 4-35.
Figure 4-32. A schematic cross-section of AlGaN/GaN HEMTs with intrinsic small-signal parameters for
delay analysis.
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Figure 4-33. External gate fringing capacitances (Cgs,,x, Cgd,ex) and internal gate capacitances (Cgs,,i, Cgd,;)
were obtained from the scaling behavior of Cg, and Cgd.
(b)
tb= 17 nm
S 'lint
AIGaN/GaN HEMT with
Lg= 55 nm, tb= 17 nm (fT= 225 GHz)
Tpar
text
1par
100 150
lintLg [nm]
Figure 4-34. (a) Delay analysis of the devices with 17 nm AlGaN barrier thickness as a function of the
gate length. (b) It is found that even for a device with an L, = 55 nm which demonstrated a record fT of
225 GHz, 60 % of the total delay was dominated by the intrinsic delay rint.
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Figure 4-35. Projection of fT by further improving device parameters such as Lg, Cg,e, R3, and Rd. fT> 400
GHz is likely achievable in GaN HEMTs
The electron velocity can be calculated from the definition of the intrinsic delay Eq. (4-21). In
our devices the extracted electron velocity was 1.4 ~ 1.5 x 107 cm/s.
Cgs,i + Cgd,i LJg (-4
T int =(4-24)
Finally, Figure 4-36 shows the evolution of fT for the past 15 years since the first high
frequency performance of GaN HEMTs was reported in 1994. ThefT of GaN HEMTs has greatly
evolved in a short period of time owing to matured material quality and improved fabrication
technology. The evolution of fT in GaN HEMTs marches on continuously by applying new ideas
and technologies based on solid understanding of this material system.
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Figure 4-36. Evolution of fT in AlGaN/GaN HEMTs for the past 15 years. A state-of-the-art frequency
performance is reported in this work.
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Chapter 5. On-wafer Integration of GaN and Si(100) Electronics
5.1. Introduction
The integration of III-V compound semiconductors and silicon (100) CMOS technologies has
been a long pursued goal. A robust heterogeneous integration technology would make the
outstanding analog and mixed-signal performance of compound semiconductor electronics
available to VLSI chips where they are difficult to be implemented by Si technology.
GaN-based devices are one of the best candidates for integration with Si. While Si electronics
has shown unsurpassed levels of scaling and circuit complexity, GaN devices offer excellent
high frequency/power performance as well as outstanding optoelectronic properties [1][2]. The
ability to combine these two material systems in the same chip and in very close proximity
would allow unprecedented flexibility for advanced applications.
To successfully integrate GaN with Si on the same wafer, several requirements need to be
satisfied. First of all, it is desirable to have the integration with (100)-oriented Si. Due to its
reduced surface state density, the (100) orientation (with no miscut) is the preferred one for the
Si wafers used in microprocessors and VLSI chips. Secondly, the entire process flow needs to be
fully compatible with standard fabrication process for the Si devices. For example, the process
has to meet the high thermal budget of Si processing which is normally 800 ~ 1000 'C for dopant
activation and the entire process needs to be scalable to large wafer diameters, such as 6, 8, and
12 inches. Thirdly, the heterogeneous integration should not result in any degradation or cross
contamination in the material properties of either the Si or the GaN devices. Finally, the
integration should be achieved in a seamless way, enabling the very high proximity between
devices and ensuring high interconnection density.
In this chapter, we demonstrate the first on-wafer integration of Si(100) MOSFETs and GaN
HEMTs satisfying all the requirements described above. Many different applications are
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envisioned for the proposed technology and some of them are discussed at the end of the chapter,
namely on-wafer GaN/Si power regulators and enhancement mode power transistors.
5.2. Challenges and new approach
Previously, several authors have reported heterogeneous integration of Si and GaAs devices
(i.e. field effect transistors, light emitting diodes) by the low-temperature selective epitaxial
growth of GaAs on a miscut Si(100) substrate [3][4][5]. With similar technology, several groups
have reported the growth of GaN structures on miscut Si(100) or Si(1 10) substrates by molecular
beam epitaxy (MBE) [6][7] and metalorganic vapor phase epitaxy (MOVPE) [8][9]. However,
this approach is challenging because of the difficulty of growing high quality wurtzite GaN on
these Si substrates due to the large lattice mismatch between GaN and Si [9]. Also, typically at
least a few microns of GaN thickness is required to grow high quality GaN on Si substrate and
when it comes to integrate GaN and Si devices this large step height causes lithography problems
to fabricate these devices in very close proximity. Moreover, the use of miscut substrates
increases the density of surface states in the Si material, degrading the performance of Si
electronics designed therein.
A different approach to achieve the heterogeneous integration of GaN devices with a Si wafer
involves transferring an already grown GaN epilayer onto a Si(100) substrate through the
removal of the original substrate and subsequent bonding to the Si(100) wafer. Laser lift-off and
Au/In/Au bonding layer was used in [10]. Wafer bonding of GaN with Si substrates using PdIn3
and AuGe as an interlayer has also been reported [11] [12], however none of these hybrid wafers
satisfies the thermal budget of Si processing (- 1000 C) since the melting points of PdIn3 and
AuGe are - 660 'C and - 360 'C, respectively. Recently, our group demonstrated the robust
wafer bonding of GaN and Si(100) wafers through the use of a Si0 2 interlayer [13]. The thermal
stability of this bonding was successfully tested up to 1000 "C, a sufficient thermal budget for Si
and GaN processing.
In this chapter, we demonstrate the first integration of Si(100) MOSFETs and GaN HEMTs on
the same wafer in very close proximity. The key enabling technology is the fabrication of a
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Si(100)-GaN-Si(100) hybrid substrate through a wafer bonding and etch-back process. On this
substrate, standard Si MOSFETs were first fabricated by following a conventional Si process
technology. Then, the top Si layer was locally removed to expose the AlGaN surface, and
standard GaN HEMTs were processed in those regions. It should be highlighted that in this
technology, the Si devices were fabricated on Si(100) wafers without any miscut and standard
fabrication processes were carried out for both Si and GaN devices without modifying any step.
Due to the very high thermal stability of GaN [14], this process did not adversely affect the
electrical properties of the embedded GaN layer.
5.3. Layer transfer technology
Wafer bonding offers unprecedented opportunities to enable the heterogeneous integration of
GaN devices with other semiconductors. This technology allows us to place the high-quality
GaN film on any position within the wafer stack without compromising the film growth
conditions. In other words, the optimization of the GaN growth can be decoupled from the
integration process of GaN and Si devices. For example, high quality AlGaN/GaN device
structures can be grown on their optimum substrate, then placed together with Si(100) substrates
using the wafer bonding technique to form a Si(100)-GaN-Si(100) hybrid substrate. This hybrid
substrate is the platform for the on-wafer integration of GaN and Si(100) devices, thus it is very
critical to have a reliable hybrid substrate to achieve a robust integration.
In this work, we have developed a new wafer bonding technology to fabricate a reliable
Si(100)-GaN-Si(100) hybrid substrate. This technology is based on using a hydrogen
silsesquioxane (HSQ) intermediate layer between GaN and Si(100) wafers
5.3.1. HSQ interlayer bonding
Wafer-to-wafer bonding has been widely studied in the context of Si microstructure fabrication.
The three types of wafer bonding most commonly employed in Si microstructure fabrication are
direct bonding, anodic bonding, and intermediate-layer bonding [15]. The direct wafer bonding
relies on forces that naturally attract each other even without any external forces or fields or
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intermediate layers when the wafer surfaces are atomically smooth and flat. Standard wafer
bonding of Si wafers in air is attributed to relatively weak intermolecular attractive forces, such
as van der Waals forces or forces associated with hydrogen bridge bonds [16]. Typically, a
surface roughness below 10 A and a wafer bow of less than 5 pm are required to ensure a good
direct bonding between 4 inch wafers. It is also common practice for directly bonded wafers to
go through thermal cycling to enhance the bonding strength. The anodic wafer bonding is
accomplished by applying an electric field or a voltage of 200 - 1000 V between two wafers in
direct contact to each other at elevated temperatures of 300 - 400 'C. The anodic bonding is
often used to bond sodium-containing glass wafers since this method fosters sodium ionic
conduction. For example, when bonding a glass wafer to a Si wafer under a high electric field
and elevated temperatures, the mobile sodium ions (Na') in the glass migrate away from the
bonded interface region, leaving behind less mobile oxygen ions at the sodium depletion region.
Oxygen ions then diffuse into the silicon surface and form SiO2 with its permanent covalent
bond in the bonded region. The third bonding technology, the intermediate-layer wafer bonding,
utilizes an interlayer between two wafers to promote the bonding. A wide range of interlayer
materials can be used for this purpose including dielectrics, polymers, and metals. This method is
typically more tolerant to the surface condition of the initial wafers than the two other bonding
technologies.
Among the different types of wafer bonding, the intermediate-layer bonding is the most
suitable for GaN and Si wafer bonding. The anodic bonding is not applicable due to the lack of
ionic conduction in the GaN wafer. The direct bonding of GaN to a Si wafer is also difficult
because of the relatively poor surface roughness of GaN and the large wafer bow typical of GaN
wafers. Figure 5-1 shows the surface roughness of an as-grown GaN wafer measured by atomic
force microscopy (AFM). Although the surface roughness of GaN is acceptable over small areas
(rms surface roughness Rq = 1.6 nm for 2 x 2 gm2), the surface roughness increases significantly
when large areas are considered (Rq = 3.8 nm for 20 x 20 gm2). When even larger areas are
scanned by a white light interferometer measurement, the surface roughness of GaN becomes
much worse (Rq = 11 nm for - 1 x 1 mm) as shown in Figure 5-2. Over this area, the average
peak to valley height (R.) was more than 50 nm and many irregular bumps were also observed.
Another challenge for direct bonding is the wafer bow of GaN wafers. Figure 5-3 compares the
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Figure 5-1. AFM image of as-grown GaN surface in (a) small area (2 x 2 pm) and (b) large area (20 x 20
pm). A surface rms surface roughness (Rq) was measured as 1.6 nm and 3.8 nm, respectively [17].
wafer bow of a 4 inch Si(100) wafer and a GaN epitaxial layer grown on a 4 inch Si(1 11) wafer,
measured by laser profilometry. While the Si(100) wafer has less than 10 [im of wafer bow, the
GaN wafer has more than 50 Rm mainly due to the high strain induced by the lattice mismatch
between GaN and Si(1 11) substrate and the large difference between the thermal expansion
coefficients of GaN and Si. To overcome these challenges introduced by the poor surface
roughness and the large wafer bow of GaN, we have developed a new intermediate-layer wafer
bonding using a hydrogen silsesquioxane (HSQ) as an interlayer.
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Figure 5-2. Large area (1 x 1 mm2) interferometer measurement of the as-grown GaN surface. The rms
surface roughness was measured as high as 11 nm [17].
Figure 5-4 illustrates the process of HSQ interlayer bonding. HSQ is a flowable oxide with
excellent thermal stability, which stands the high thermal budget (800 - 1000 *C) required during
the processing of GaN and Si devices. The HSQ film is simply spin-coated on the Si(100) carrier
wafer to a thickness of less than 1000 A and baked sequentially on hot plates at 150 "C and 200
"C for 1 minute each. Spin-coated HSQ has a very good surface uniformity (surface roughness <
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Figure 5-3. Wafer bow of (a) a 4 inch Si(100) wafer and (b) an as-grown 4 inch GaN on Si(1 11) substrate
measured by laser profilometry (KLA-Tencor-Prometrix UV-1280).
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Figure 5-4. Main processing steps of the HSQ interlayer bonding developed in this work. Spin-coated
HSQ is utilized for the adhesive interlayer. Thermal compression hardens the HSQ interlayer forming a
robust bonding between GaN and Si(100) carrier wafer. It should be noted that other substrates such as
SiC, sapphire, and glass can be also used as carrier wafers.
40 A) which is necessary to have excellent contact and avoid any void formation at the bonding
interface. Then, the HSQ-coated Si(100) substrate is put in close contact to the GaN wafer in
vacuum and both are thermally compressed against each other at 400 *C for one hour. The
elevated temperature hardens the HSQ layer and the uniformly applied compression forms a
stable bond between the GaN wafer and the Si(100) carrier wafer as shown in Figure 5-5.
Figure 5-5. Cross-section scanning electron microscope (SEM) image of the interface between GaN and
the Si(100) carrier wafer after the HSQ interlayer bonding. The HSQ interlayer enables a uniform and
smooth interface.
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Step Parameter Requirements
Particle Avoid any particles from air, wafer, pipet, etc
HSQ
spno HSQ thickness There exists a minimum critical thickness, typically > 500 A
spin-coating
HSQ uniformity Dynamic dispense and planarization baking
Void (air gap) Make bonding at vacuum or low pressure condition
Thermal
. Pressure Adjust (too much pressure breaks the wafers)
compression
Temperature High enough to harden HSQ, typically 400 *C
Table 5-1. Process considerations and related control parameters at each step of HSQ interlayer bonding.
To prevent any failure in the HSQ interlayer bonding, several processing parameters need to be
carefully optimized. Some of them include the thickness of HSQ, bonding temperature, pressure,
density of surface particles, air gaps at the interface and wafer bow. The optimum parameters
and process considerations at each step of the HSQ interlayer bonding are summarized in Table
5-1.
5.3.2. Si(100)-GaN-Si(100) hybrid substrate
Figure 5-6 summarizes the main steps of the fabrication of Si(100)-GaN-Si(100) hybrid
substrates. The fabrication begins with the epitaxial growth of an AlGaN/GaN transistor
structure on a Si(1 11) substrate by metal-organic chemical vapor deposition (MOCVD). These
structures were provided by our collaborator, Nitronex Corporation. In these samples, the AlGaN
barrier had a total thickness of 175 A and an Al composition of 26 %. Our technology then
removes the original Si(1 11) substrate and applies HSQ interlayer bonding twice to have Si(100)
substrates on both the top and bottom sides of the AlGaN/GaN layer. The top Si(100) layer was
obtained from the active Si layer of an silicon-on-insulator (SOI) wafer and has a thickness of
200 nm. The doping of this layer sets the nMOS or pMOS characteristics of the future Si devices
and in this work an n-type doping concentration of 1015 cm 3 was used. The Si substrate (both
(111) and (100)-orientation) and buried oxide (BOX) removal in this process can be achieved by
several different methods such as laser lift-off, smart cut, selective wet-etch, and selective dry-
etch. In this work, we used a deep reactive ion etch (DRIE) with an SF 6-based plasma to
selectively remove the original Si(1 11) substrate over GaN, XeF2 to selectively remove Si(I00)
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Figure 5-6. Schematic illustration of the main processing steps in the fabrication of Si(100)-GaN-Si(100)
hybrid substrates through the layer transfer technology. The thin top Si(100) layer is obtained from the
active Si layer of an Silicon-on-Insulator (SOI) wafer. The doping of this layer sets the nMOS or pMOS
character of the fabricated devices. The fabrication process of the Si-GaN-Si hybrid substrates can be
simplified by leaving the Si(1 11) substrate and skipping steps 3 and 4.
over SiO 2, and buffered oxide etch (BOE) to selectively etch Si02 over Si(100). Figures 5-7 and
5-8 show the cross-section SEM of HSQ-bonded wafers before the etch-back process and the
completed Si(100)-GaN-Si(100) hybrid substrate, respectively. It is noted that the fabrication
process of the hybrid substrate can be simplified by leaving the Si(1 11) substrate and skipping
steps 3 and 4 in Figure 5-6. Hybrid wafers with one inch in diameter have been processed in this
work for the initial demonstration although it can be scaled to larger wafer sizes [17].
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Figure 5-7. A cross-section SEM image of the Si(100)-GaN-Si(100) hybrid substrate before the selective
etch-back process (step 4 in Figure 5-6).
Figure 5-8. A cross-section SEM image of the successfully processed Si(100)-GaN-Si(100) hybrid
substrate (step 5 in Figure 5-6).
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This basic technology can also be used for the fabrication of novel N-face GaN HEMTs (i.e.
reversed polarization field against normal Ga-face GaN HEMTs) and their integration with
Si(100) electronics. This topic is discussed in [13].
5.4. On-wafer integration of GaN and Si(100) devices
Once the Si(100)-GaN-Si(100) hybrid substrate has been fabricated (Figure 5-8), device
processing starts with the fabrication of Si MOSFETs. Figure 5-9 summarizes the entire process
flow for Si MOSFET and GaN HEMT. In this work, we fabricated p-type Si MOSFETs. Device
isolation was achieved by field oxide and a 10 nm gate oxide was formed by plasma enhanced
chemical vapor deposition (PECVD). Undoped polycrystalline Si was subsequently deposited
and anisotropically etched in a Cl 2 plasma to form the gate contact. The source, drain, and gate
implantation was achieved at the same time with BF 2 at a dose of 4 x 1015 cm 2 and an
implantation energy of 10 keV.
Si(100)
Si(1 00)
0. S1(1 00)-GaN-Si(1 00) virtual substrate
OxideI
Si(100)
S;(1 00)
Si(100)IN I
Si(100)_'
1. Standard Si MOSFET process
2. Standard GaN HEMT process 3. Passivation and interconnection
Figure 5-9. Process flow for the fabrication of standard Si MOSFETs and GaN HEMTs on a Si(100)-
GaN-Si(100) hybrid substrate. The process is completed by the passivation and interconnection to build
hybrid circuits.
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After the standard Si MOSFET process, the AlGaN/GaN layer embedded in the hybrid
substrate was exposed by etching the top Si(100) and HSQ layers using SF6 plasma followed by
buffered oxide etchant (BOE) in those regions where GaN devices are to be located. The etch
selectivity between Si/SiO2 and AlGaN is excellent and a smooth AlGaN surface was obtained
after the etch. Once the AlGaN/GaN layer is exposed, the fabrication of GaN HEMTs is identical
to a standard GaN HEMT process. A Ti/Al/Ni/Au multilayer was first deposited for the ohmic
contacts. Ohmic metal alloying in the GaN HEMTs and dopant activation in the Si p-MOSFETs
were simultaneously accomplished by rapid thermal annealing at 870 "C for 30 s in N2
atmosphere. A Cl2/BCl 3 plasma was used for the mesa isolation of the HEMT devices, and then a
2-3 pm-long gate was formed by photolithography and Ni/Au/Ni metallization. Figure 5-10
shows a top-down scanning electron micrograph (SEM) image of the integrated Si p-MOSFETs
and GaN HEMT devices after this step. Figure 5-11 shows another SEM image of fabricated
devices on the same wafer to build hybrid circuits. The separation between these two devices is
just 4 tm. Finally, 500 nm of Si0 2 passivation layer was deposited by PECVD, contact vias were
opened in the dielectric, and the contact pads and interconnections were metalized with Ti/Al. It
is noted that although Au-bearing metallizations were used for the ohmic and Schottky contacts
in this initial demonstration, our group has recently developed a Ti/AIW-based ohmic
metallization which is much more suitable for integration with Si devices.
(a)
Si( 100)
(b)
GGaN
Figure 5-10. (a) A cross-section schematic of fabricated Si p-MOSFETs and GaN HEMTs. (b) A plan-
view SEM image of the fabricated transistors.
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Figure 5-11. A plan-view SEM image of the fabricated transistors on the same wafer to build hybrid
circuits.
The drain current versus drain voltage characteristics, as well as the transfer characteristics, of
a typical Si p-MOSFET and GaN HEMT fabricated using the technology described above are
shown in Figure 5-12. Both devices have good modulation of the drain current by the gate
contact as well as low off-currents. However the long gate lengths of these devices limited their
maximum output current. The use of a shorter gate length and higher doping levels in the Si
active layer are expected to improve the performance of the devices.
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Figure 5-12. (a) DC current-voltage characteristics (left) and transfer curve (right) of a long channel Si p-
MOSFET (Lg = 8 gm). (b) DC current-voltage characteristics (left) and transfer curve (right) of a GaN
HEMT (L,= 2 km).
The effect of the entire fabrication process to the transport properties of the AlGaN/GaN
epilayer was evaluated by transfer length measurement (TLM) and compared to conventional
devices as shown in Figure 5-13. The contact resistance (Rc) did not change (Rc = 0.4 Q-mm),
however interestingly the sheet resistance (Rsh) was reduced by 24%, from 476 Q/sq to 364 Q/sq.
This improvement in Rsh is due to the layer transfer process and this effect was also reported in
[13]. The change in strain in the channel is a potential cause for the improvement [18] although
additional experiments are needed to fully confirm its effect.
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Figure 5-13. The entire integration process improved the sheet resistance (Rsh) of AlGaN/GaN HEMTs by
24%, from 476 a/sq to 364 a/sq while the contact resistance (Re) was not affected (Re = 0.4 Q-mm).
Possible change in the channel strain can be related to the improvement.
5.5. New applications
Numerous applications can be envisioned that take advantage of the integration technology
demonstrated in this chapter. Some examples of circuits that could benefit from the integration of
Nitride and Si electronics on the same wafer include high power digital-to-analog converters,
high speed differential amplifiers, normally-off power transistors, and highly-compact power
regulator circuits. Among these applications, advanced power distribution scheme in
microprocessors and new enhancement-mode power transistors are explained in more detail
below.
153
1 111:1: - . , -- -1111,  - .- , -__ _ _ ................. : ........... 
... .. .. .... ... . .............. . ........................................................ .. I . .  .  .11 11 1
I
5.5.1. On-wafer GaN/Si power regulator
Power regulation is an important challenge in modem microprocessors due to the trade-off in
power dissipation, operating voltage, and input bias current. To keep a constant power
dissipation in microprocessors, the operating voltage has to be decreased as the switching
frequency increases, which increases the input current to levels well above 100 A per chip as
shown in Figure 5-14 [19]. This high input current not only increases conductive power losses
but also uses a large number of the 1/0 pins available in traditional microprocessor packaging.
One of the most promising solutions to this problem is to distribute the input power in the
microprocessor at high voltages (and low currents) and then downconvert it to the required low
voltages, locally, in highly integrated on-wafer power regulator circuits. The fabrication of an
all-Si solution is very challenging due to the low breakdown voltage and frequency performance
of Si power electronics. The hybrid integration of GaN and Si devices, on the other hand, would
enable on-wafer voltage regulators with unprecedented performance and integration levels.
Figure 5-15 shows the proposed architecture for advanced power distribution in the
microprocessor and Figure 5-16(a) describes the circuit diagram of one of these new hybrid
regulators currently being developed in our group, a tapped-inductor DC-DC converter topology
where GaN switches are used in the high voltage / low current part of the circuit and Si power
MOSFETs are used in the low voltage / high current regions of the power circuit. The use of a
tapped-inductor topology also extends the available duty cycle to allow high voltage conversion
ratios and helps the soft-switching of both Si and GaN transistors. Using this topology, our group
has designed a hybrid tapped-inductor DC-DC converter with 12:1 conversion ratio and 10 W
output power [20]. A very high switching frequency of 300 MHz was chosen to reduce the size
of the passive components and to allow for on-chip integration of the entire converter. The
circuit operates in the soft-switching mode with duty cycle of 50%. The on resistance and output
capacitance in the SPICE model were obtained from measurements and data-sheets. In Figure 5-
16(b), the simulation shows that the use of GaN switches in the high voltage part of the circuit
instead of Si devices reduces the circuit losses about five-fold. This result demonstrates the great
potential of a hybrid GaN/Si power electronic circuit to enable local power conversion in high
performance Si electronics.
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Figure 5-14. (a) Evolution of the power density dissipation in typical microprocessors. The power density
has been increasing as the number of transistors increases. (b) To reduce the power dissipation in
microprocessors, the supply voltage needs to be reduced. However, this significantly increases driving
current which causes more conductive power losses and inefficient consumption of 1/0 pins.
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Figure 5-15. Proposed architecture for advanced power distribution in microprocessors. The power is
delivered through 12 V power lines and locally downconverted to 1 V to power Si memory logic circuits.
The 12-to-I V conversion is realized by GaN/Si hybrid power electronic circuits.
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Figure 5-16. (a) Circuit schematic of the new GaN/Si hybrid power converter. M1 and M2 are GaN-based
power transistors while M3 and M4 are Si MOSFETs. (b) Simulation of the current and voltage
waveforms in the 12:1 V hybrid voltage regulator shows six-fold better efficiency at 300 MHz switching
frequency [20].
5.5.2. Enhancement-mode power transistor
Most AlGaN/GaN HEMTs operate in depletion mode (normally-on) due to the 2DEG channel
naturally induced underneath the gate at a gate bias of 0 V. For power electronics applications,
however, enhancement-mode (normally-off) operation is required for increased safety and circuit
simplicity. The enhancement-mode operation brings the circuit to a safe point in case of a failure
in the gate driver circuit, at the same time that it simplifies the circuit configuration by
eliminating the need of a negative voltage source. Also, the combination of E-mode and D-mode
devices on the same chip enables the realization of complementary logic circuits which has been
impeded by the lack of p-type GaN devices. Thus, having enhancement-mode AlGaN/GaN
HEMTs is very important to improve safety, complexity, cost, and flexibility of many circuits.
Several techniques have been reported for the enhancement-mode operation of AlGaN/GaN
HEMTs. Some of them are using a fluoride-based plasma treatment [21], a recessed gate
structure [22], a thin AlGaN barrier [23], a p-type gate [24], and a non-polar a-plane channel [25].
Each technology has pros and cons, however in general they sacrifice some of the original
performance of GaN HEMTs by modifying the GaN underneath the gate to achieve
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enhancement-mode operation. In this section, we describe a new method to achieve
enhancement-mode operation of GaN HEMTs by building a hybrid GaN-Si device.
Figure 5-17 shows the schematic of the proposed enhancement-mode power transistor which is
a hybrid structure consisting of a low breakdown voltage, normally-off silicon n-MOSFET and a
high breakdown voltage, normally-on AlGaN/GaN HEMT. The drain region of the low voltage
Si n-MOSFET is connected in series with the source contact of the high voltage AlGaN/GaN
HEMT. It is important to note that the gate contact of the AlGaN/GaN HEMT is connected to
ground (or to the source contact of the Si n-MOSFET). This concept of cascade arrangement is
called Baliga-Pair configuration [26] and it was initially proposed in SiC power switch devices.
However, to the best of our knowledge, an integrated version of this configuration has not been
demonstrated on the same wafer yet and its operation has been limited to discrete Si n-MOSFET
and SiC MESFET components. The integration technology discussed in this chapter can be
directly applied to realize Baliga-Pair transistors for enhancement-mode operation of GaN power
transistor. Its operating principle is explained in more detail below.
(a)
Si nMOS
G -IL
(b)
GaN HEMT
Figure 5-17. (a) Schematic and (b) layout of the proposed enhancement-mode power transistor scheme
consisting of silicon MOSFET and GaN HEMT.
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When the gate is grounded (VGS = 0 V) and an increasing positive bias is applied to the drain
(VDS > 0 V), the hybrid device is in the OFF-state and the applied VDS is initially supported by
the Si n-MOSFET until the 2DEG channel of GaN HEMT becomes depleted. Once that the drain
voltage of the Si n-MOSFET (or equivalently the source voltage of GaN HEMT) exceeds the
voltage required to deplete the 2DEG channel by reverse biasing the gate-source junction of the
GaN HEMT, any further increase in VDs becomes sustained by the extension of the depletion
region in GaN HEMT. The potential at the drain region of the Si n-MOSFET remains relatively
constant and the breakdown characteristics is mainly determined by GaN HEMT. When a
positive voltage is applied to the gate (VGS > 0 V) and an increasing positive bias is applied to
the drain (VDS > 0 V), the device is the ON-state and the current can flow through the entire
channel of the Si n-MOSFET and GaN HEMT. Therefore, a normally-off Si n-MOSFET can be
used to control a high voltage normally-on GaN HEMT. This enables supporting large voltages
within the GaN HEMT while allowing enhancement-mode operation by the Si n-MOSFET. This
configuration does not require any additional process but interconnecting two devices for
enhancement-mode operation, hence it does not degrade the intrinsic transport properties of the
original devices.
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Chapter 6. Conclusions and Future Work
6.1. Summary
In this thesis, we have investigated two important topics in GaN HEMTs. First, we have
studied high frequency characteristics of AlGaN/GaN HEMTs. In particular, we focused on fT
and frnax, two of the most important figures of merit in high frequency performance and
investigated them analytically and experimentally. Based on improved physical understanding
and advanced process technologies, we have demonstrated state-of-the-artfT of 225 GHz andfmax
of 300 GHz in AlGaN/GaN HEMTs. RF g.-collapse and short-channel effects were effectively
suppressed by a new gate technology to improve fT, while the parasitic components of the device
were thoroughly optimized to maximize fma. Second, we have developed a new technology to
realize on-wafer integration of GaN and (100)-oriented Si electronics. The novel layer transfer
technology allows both Ga- and N-face GaN devices to be integrated with Si(100) devices on the
same wafer through a fully Si-compatible process. This integration enables the development of
numerous hybrid circuits that take advantage of the high-frequency and power capability of GaN
and the unsurpassed circuit scalability and complexity of Si electronics. Some examples of these
circuits include on-wafer GaN/Si power regulators, high linearity power amplifiers, and
enhancement mode power transistors.
6.1.1. Reduction of parasitic elements for improvingfmax
One of the key challenges to produce a high-gain RF power amplifier using GaN HEMTs is to
increase their maximum power-gain cutoff frequency (fmax). Despite the fact that fax is largely
affected by several parasitic elements in the device such as Ri, Rs, Rg, Cgd, and go, systematic
study of these parasitic elements has been seldom a path to increase fmax. Conventional wisdom
for improving fnax was to increase fT and most of the research and development efforts were
focused on fT rather than onfmax. Contrary to the conventional approach, in this work, we tried to
maximize fmax of AlGaN/GaN HEMTs by minimizing the detrimental effects from the parasitic
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elements. The combination of I ptm source-to-drain distance and optimized Si/Ge-based recessed
ohmic technology produced a very low source resistance Rs of 0.4 9mm. A carefully optimized
low-damage gate recess technology was used to minimize the input resistance Ri and output
conductance g. Also, a reliable deep-submicron T-gate (Lg = 60 nm, Hg = 500 - 600 nm, Tg =
200 nm) was fabricated to minimize both gate resistance Rg and gate-drain capacitance CgO.
Finally, all these technologies were harmoniously integrated to simultaneously enable minimum
Ri, Rs, Rg, Cgd, and g, in the high frequency operation of the device.
As a result, we have obtained a state-of-the-art fmax of 300 GHz with an Lg = 60 nm gate-
recessed AlGaN/GaN HEMT. Owing to the low-damage gate recess technology, scaled device
geometry, and recessed source/drain ohmic contacts, the short-channel effects (i.e. high output
conductance g,) as well as parasitic resistances were effectively suppressed. A device with a
longer gate length (Lg = 160 nm) also showed an excellent f"a of 260 GHz (fT = 50 GHz)
surpassing previous record fax of 251 GHz (fr = 190 GHz) achieved by a device with a much
shorter gate length (Lg = 60 nm). This highlights the great importance of optimizing parasitic
elements to maximize fma. The accuracy of the reported fmax values was verified by small-signal
modeling based on carefully extracted S-parameters. The fabrication technology and the record
fa described in this work demonstrate the unsurpassed potential of GaN transistors for mm- and
sub-mm wave power amplifiers.
6.1.2. Advanced gate technologies for improvingfT
Another important challenge in AlGaN/GaN HEMTs is to understand the origin of the lower-
than-expected current-gain cutoff frequency (fT) frequently observed in this material system
throughout the past years. Understanding fT in GaN HEMTs is important not only to increasefa
by improving fT, but also to benchmark GaN HEMTs with transistors in other material systems,
since fT is closely related to the intrinsic material properties. Although several hypotheses have
been proposed to explain the lower-than-expected fT in GaN HEMTs, it is still not clear what is
primarily limiting high frequency performance of GaN HEMTs and more understanding is
needed to identify solutions to this problem.
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In order to find out the origin of the lower-than-expected fT in GaN HEMTs, intrinsic small-
signal parameters (Cgs, Cgd, Cds, Ri, Rgd, gm, r, and go) were carefully extracted and evaluated with
respect to their expected frequency behaviors. An improved extraction method for intrinsic
small-signal parameters was developed by taking into account the effect of the large gate leakage
current in AlGaN/GaN HEMTs, on-wafer open/short de-embedding to completely de-embed
extrinsic pad components, and gate current injection technique to estimate bias dependent
source/drain resistances. This method is simple yet accurate, showing an excellent agreement
between the measured and simulated S-parameters (from the extracted intrinsic parameters) over
a large frequency range.
After carefully investigating the extracted intrinsic small-signal parameters, we identified a
severe degradation of gm at high frequencies, while the other intrinsic parameters were
maintained at reasonable values. This phenomenon, called RF gm-collapse, is believed to be the
cause of the lower-than-expectedfT in AlGaN/GaN HEMTs. From an experimental point of view,
the RF g.-collapse is observed as a decreasing S21 with increasing the input signal frequency in
the 10 - 100 MHz range. From a physical point of view, on the other hand, we postulate that RF
g,,-collapse is caused by nitrogen vacancies (VN) or other defects with shallow energy levels at
the AlGaN surface. A possible mechanism could be the lower modulation efficiency at high
frequencies due to the defect-related donor-like states (e.g. VN) underneath the gate, however
further theoretical and experimental studies are necessary to clarify the mechanism of RF g,-
collapse.
Since RF gm-collapse is believed to be related to the poor surface condition between gate
contact and AlGaN surface, we studied the effect of several plasma treatments applied to the gate
region to improve the surface chemistry. Both 02 plasma and CF4 plasma treatments were
effective in suppressing the RF g,,-collapse. XPS measurements of the AlGaN surface
immediately after these plasma treatments revealed that 0 and F species from the plasma
exchange their sites with N. During this process, it is also possible that VN can be occupied by 0
or F, therefore reducing VN-related defects at the AlGaN surface. Although both 02 plasma and
CF4 plasma treatments are effective in terms of preventing RF g,,-collapse, 02 plasma treatment
was chosen in this work to improvefT in AlGaN/GaN HEMTs since it is more controllable and
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reproducible over CF4 plasma treatment. This treatment effectively reduces gate leakage current,
increases peak transconductance, and eliminates RF g.l-collapse.
Based on the developed 02 plasma treatment, an advanced gate technology was designed to
maximize fT in AlGaN/GaN HEMTs. The new gate technology features vertical gate-recess to
minimize short-channel effects, 02 plasma treatment to suppress RF gm-collapse, and selective
lateral gate-etch to further shrink the gate length. The resulting AlGaN/GaN HEMT showed a
state-of-the-art fT of 225 GHz for an Lg = 55 nm and tb = 17 nm. A device with a longer gate
length Lg = 110 nm also showed an excellent fT of 162 GHz which produces a very high fT x Lg
product of 17.8 GHz-pm, one of the highest reported values at these gate lengths. The accuracy
of the obtained fT values was verified by small-signal modeling based on carefully extracted S-
parameters.
Delay analysis was carried out to identify additional room for the improvement of fT and it is
found that even for an Lg = 55 nm device, which demonstrated a record fT of 225 GHz, 60 % of
the total delay was associated to intrinsic delay. Thus, the use of 02 plasma treatment in
combination with more aggressive scaling of both Lg and tb will further increase fT in
AlGaN/GaN HEMTs. From these results, transistors with fT in excess of 300 GHz are possible
even without reducing the parasitic delays. Much higher performance with fT in excess of 400
GHz can, of course, be obtained by simultaneously reducing device dimensions and parasitic
components.
6.1.3. On-wafer integration of GaN and Si(100) electronics
Although GaN devices offer unsurpassed potential for high frequency and high power
electronics, they cannot compete with Si technology in terms of flexibility and circuit complexity.
On the other hand, Si microelectronics, traditionally driven by scaling and Moore's law, is
approaching a saturation in the available performance due to power dissipation and device
dimensions. We believe that the heterogeneous integration of GaN and Si electronics would
significantly help to develop a new generation of electronic systems where the best
semiconductor is seamlessly used in its optimum application.
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GaN-based devices are one of the best candidates for integration with Si electronics. In
addition to their excellent performance, the high thermal stability of GaN makes it possible to
satisfy the high thermal budget of a standard Si processing. In this work, we have developed a
new technology to integrate GaN and (100)-oriented Si (no miscut) electronics on the same
wafer. This technology is based on a novel layer transfer process and it allows the heterogeneous
integration of GaN and Si devices without having to modify the standard processing technologies
of each of these material systems.
The first on-wafer integration of Ga-face AlGaN/GaN HEMTs and Si(100) MOSFETs was
demonstrated on a Si(100)-GaN-Si(100) hybrid substrate. The high thermal stability of GaN
allowed the fabrication of Si MOSFETs on this substrate without degrading the performance of
the GaN epilayers. After the Si devices were fabricated, the nitride epilayer was exposed and the
nitride transistors are processed. Using this technology, GaN and Si devices separated by less
than 5 ptm from each other has been fabricated, which is suitable for building future
heterogeneous integrated circuits.
The device-level integration of nitride semiconductors (transistors, LEDs, lasers, etc) and Si-
based transistors on the same wafer enables revolutionary advances in circuits and systems.
Some of the applications envisioned for this integration include high power digital-to-analog
converters, high speed differential amplifiers, normally-off power transistors, and highly-
compact power regulator circuits. Among these applications, advanced power distribution
scheme in microprocessors and new enhancement-mode power transistors were described in
more detail.
6.2. Future work
Although we have extensively studied the high frequency characteristics of AlGaN/GaN
HEMTs and developed several process technologies to demonstrate state-of-the-artfr and fmnax in
these devices, there is still plenty of room for further improvement of their frequency
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performance. In addition, the RF g,,-collapse needs to be more clearly understood. Finally, the
on-wafer integration technology demonstrated in this work needs to be improved to allow larger
wafer diameters and higher yields. The following sections describe our proposed work on these
topics.
6.2.1. Improvement offT andfmax
As discussed in Chapter 4, delay analysis is a very powerful tool to identify which small-signal
parameter needs to be engineered to improve fT in AlGaN/GaN HEMTs. To increase fT, the total
delay (Trotai) needs to be minimized, which requires a careful study of the different components of
this delay. Ttotai can be divided into three different components: intrinsic delay (Trit), extrinsic
delay (rex,), and parasitic delay (Tpar).
1
fT = 2 rTTtotai (4-25)
Ttotai = Tint + Text + Tpar (4-26)
Each delay can be analytically expressed as a function of the small-signal parameters in the
active region of the device, Cgs, Cgd, gm, go, Rs, and Rd.
Cgs,i + Cddj Lg
Tint -- 9 V (4-27)
Text = Cgs,ex + Cgd,ex (4-28)
9m
Tpar = Cgd(Rs + Rd) 1 + (1 + Cgs go (4-29)Cga 9m)
where Cgs,i and Cgdi are the internal gate capacitances excluding external gate fringing
capacitances Cgs,ex and Cgdex from the total intrinsic gate capacitance Cgs and Cgd, respectively
(Cgs = Cgs,i + Cgs,ex, Cgd = Cgd,i + Cgd,ex).
The following paragraphs provide a guideline to improve fT. Most of the proposed techniques
have already been tried throughout the thesis, however it is suggested to apply them more
aggressively to better quality materials to further improvefT in AlGaN/GaN HEMTs.
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First of all, the RF g,,-collapse needs to be eliminated and RF g,, should be maintained at high
value since gm is in the denominator of the expressions for all three delay components. RF gm-
collapse can be suppressed by applying proper plasma treatment to the AlGaN surface such as 02
plasma or CF4 plasma treatment as shown in this work. RF g,-collapse also could be removed by
improving the quality of material in the growth level.
Secondly, intrinsic delay rin, has to be reduced by scaling Lg without degrading g,. Lg can be
reduced by optimizing the e-beam gate lithography and applying more aggressively the lateral
Ni-etch developed in this work. To reduce the short-channel effects, it is important to increase
the gate-to-channel aspect ratio for which low-damage vertical gate recess technique developed
in this work is very useful. The use of a thin barrier (tb) structure with reasonable channel
transport properties as a starting material could also help to minimize the short-channel effects.
A thin barrier InAlN/GaN HEMTs can be a promising solution since a high sheet charge density
which produces current density over 2 A/mm can be achieved in this device even with a barrier
thickness below 10 nm [1]. For example, Sun et al. reported a 55-nm gate length InAIN/GaN
HEMT with an excellent fT and fax of 205 GHz and 191 GHz, respectively [2]. The minimum
barrier thickness is limited by the gate leakage current, however the gate leakage can also be
reduced by the plasma treatment applied to suppress RF gm-collapse. Our group recently
demonstrated a new record fT of 245 GHz in a 50-nm InAlN/GaN HEMT using 02 plasma
treatment presented in this work [3]. Another way to reduce rin, is to increase Ve, by engineering
the mobility p and the electric field E. p can be increased by introducing appropriate gate
dielectric such as Ga20 3 as shown in this work or by engineering the epitaxial structure, for
example by inserting a thin AlN layer between AlGaN and GaN to reduce the scattering
mechanisms. There exists an optimum E which provides the peak Ve and engineering E in the
channel can be done by changing the device structure such as the shape of the gate contact. It is
generally difficult to optimize E in the channel, however it could have a tremendous impact in
the device performance since there is a still large discrepancy between the measured and
expected peak Ve (1.5 x 107 cm/s vs. 3.0 x 107 cm/s).
Thirdly, the extrinsic delay rex, needs to be reduced by minimizing external gate fringing
capacitances. The gate fringing capacitances are mainly caused by the head part of the T-shape
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gate and sensitive to its distance from the channel. Therefore, the stem height of the T-gate needs
to be increased as much as possible to make this effect negligible.
Finally, parasitic delay rpa, should be minimized by reducing Rs, Rd, and go. To lower Rs and Rd,
in this work we developed a Si/Ge-based recessed ohmic technology, however there are other
techniques which could be more effective such as n' GaN cap layer [4], selectively regrown
ohmic contacts [5], Si-implantation to the source and drain regions [6], etc. It is important to
choose appropriate technology to minimize Rs and Rd without adversely affecting other material
properties. As discussed in Chapter 3, go is closely related to the leakage current between source
and drain contacts. Thus, go can be suppressed by either engineering the device structure
incorporating p-type buffer layer [7] or InGaN back barrier [8] to reduce buffer leakage current
or improving short-channel effects applying low-damage gate recess technique to minimize
channel leakage current.
As discussed in Chapter 3, the analytical formula of f,,, can be thought as consisting of two
parts: fT and parasitic components (Ri, Rs, Rg, Cgd, and g,).
f ~T
frnax 2 (Ri + R, + R9)g, + (27wfT)RgCgd (4-30)
In this work, we demonstrated the great impact of the parasitic components on the f"' in
AlGaN/GaN HEMTs. A tight source-to-drain distance (RJ), a carefully optimized low-damage
gate recess technology (Rij, go4), and a reliable T-shaped gate with small gate length and large
head size (Cgdt, Rgt) have been developed to reduce them. These technologies are compatible
with the requirements to improve fT described in the section 6.2.1. Therefore, by combining all
the efforts to improve fT and technologies developed to optimize parasitic components in this
work, we can anticipate to obtain very highfT andfma at the same time.
6.2.2. Investigation of RF gm-collapse
In Chapter 4, the lower-than-expected frequency performance observed in many AlGaN/GaN
HEMTs was attributed to a significant drop of the intrinsic small-signal transconductance (RF g,.)
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at high frequency with respect to the intrinsic DC gn. This phenomenon was called RF gm-
collapse and we showed that an 02 plasma treatment applied to the gate region can largely
improve fT of AlGaN/GaN HEMTs by effectively suppressed RF g-collapse. Although we
described our current understanding on the possible mechanism of RF g-collapse and the role of
the 02 plasma treatment in Chapter 4, the cause of the RF g-collapse and how 02 plasma
treatment solves it are still not clear. Below we suggest additional experiments which will be
useful to clarify RF g,-collapse.
It is first important to identify whether RF g,.-collapse is a new type of phenomenon which was
not previously studied or it is similar to the transconductance dispersion observed in GaAs
MESFETs [9]. Although it needs to be more rigorously verified, we believe this is a new
phenomenon since the transition frequency of RF g,,-collapse (- 107 Hz) is much higher than that
of transconductance dispersion (- 103 Hz). Also, source/drain access regions are not likely
responsible for the RF g,.-collapse since RF g.-collapse was also observed in fully passivated
samples without evident current collapse. However, few passivated samples have been studied in
this work and better statistics from more samples are required. It is also suggested to investigate
the amount of RF gm-collapse on self-aligned AlGaN/GaN HEMTs (no access regions) or as a
function of length of access regions (Lgd, Lgs). If the access regions are related to
transconductance dispersion, self-aligned device should not show RF g,.-collapse.
To identify the origin of RF-gm collapse, it is also useful to extract the activation energy of the
potential trap states. The activation energy will allow us to identify the origin and specific
location of the traps (e.g. VN, VGa, AlGaN-related, etc). The activation energy can be estimated
from the temperature dependent transition frequency of gn [10]. Unfortunately, in this work we
could not obtain a precise activation energy due to limitations in our network analyzer, which has
a minimum input frequency of 10 MHz. We did, however, confirm a positive shift in the
transition frequency as the temperature was increased, which indicates a contribution from the
traps. Therefore, it is encouraged to try extracting the activation energy from the g,, vs. f curve
by changing the temperature and using a network analyzer that can go below 10 MHz.
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Finally, the development of a physics-based analytical modeling of the RF g,.-collapse would
complete the verification of the potential mechanisms. In Chapter 4, we modeled the frequency
behavior of the measured S-parameters by introducing in the small-signal equivalent circuit an
additional voltage controlled current source (VCCS) with negative g' to account for RF gn-
collapse. This model predicts the measured S-parameters and frequency characteristics of
AlGaN/GaN HEMTs very well, however it lacks physical insight.
6.2.3. On-wafer integration of GaN and Si(100)
Although the first on-wafer integration of GaN and Si(100) devices was demonstrated in this
work, several improvements are required for this technology to become a viable solution for
successful integration of GaN and Si(100) electronics.
At present, the new technology has been used to fabricate Si(100)-GaN-Si(100) hybrid
substrate that is about one square inch in size. Conventional Si manufacturing processes typically
use larger wafers, 8 or 12 inches in diameter, so the research now has to be focused on scaling up
the process. Particularly, it is important to have a reliable and reproducible wafer bonding
technology even at such a scaled process. When larger wafers are used for the layer transfer
technology (wafer bonding and etch-back process), there are more processing parameters to
consider such as wafer bow, surface particles, air gap formation, applied pressure, etc. It is
suggested that wafers with a less than 10 ptm of wafer bow are bonded using high purity HSQ
interlayer in a vacuum condition with enough pressure to make a perfect contact. Recently,
Kevin Ryu and Hyung-Seok Lee in our group at MIT have succeeded in developing a 4 inch
wafer process.
Once a reliable platform for the heterogeneous integration is established (e.g. Si(100)-GaN-
Si(100) hybrid substrate), the fabrication technology of GaN and Si devices needs to be
optimized to make sure there is no degradation in device performance. In principle, the
integration process does not adversely affect the transport properties of each material and no
modification of the process is required. In the proof-of-concept demonstration in Chapter 5, only
unoptimized long gate length devices were characterized and it is expected that the use of a
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shorter gate length and higher doping levels in the Si active layer will improve the device
characteristics of both GaN HEMTs and Si MOSFETs.
6.3. References
[1] H. Wang, J. W. Chung, X. Gao, S. Guo, and T. Palacios, "A120 3 passivated InAlN/GaN
HEMTs on SiC substrate with record current density and transconductance," Physica
Status Solidi (c), vol. 7, no. 10, pp. 2440-2444, Oct. 2010.
[2] H. Sun, A. R. Alt, H. Benedickter, E. Feltin, J.-F. Carlin, M. Gonschorek, N. R. Grandjean,
and C. R. Bolognesi, "205-GHz (Al,In)N/GaN HEMTs," IEEE Electron Device Lett., vol.
31, no. 9, pp. 957-959, Sept. 2010.
[3] D. S. Lee, H. Wang, X. Gao, S. Guo, P. Ray, and T. Palacios, "245 GHz InAlN/GaN
HEMTs with oxygen plasma treatment," accepted to IEEE Electron Device Lett., 2011.
[4] Y. Pei, L. Shen, T. Palacios, N. A. Fichtenbaum, L. S. McCarthy, S. Keller, S. P. DenBaars,
and U. K. Mishra, "Study of the n' GaN cap in AlGaN/GaN high electron mobility
transistors with reduced source-drain resistance," Jpn. J. Appl. Phys., vol. 46, no. 35, pp.
L842-L844, Sept. 2007.
[5] C.-H. Chen, S. Keller, G. Parish, R. Vetury, P. Kozodoy, E. L. Hu, S. P. Denbaars, and U.
K. Mishra, "High-transconductance self-aligned AlGaN/GaN modulation-doped field-
effect transistors with regrown ohmic contacts," Appl. Phys. Lett., vol. 73, no. 21, pp. 3147-
3149, Nov. 1998.
[6] Y. Pei, F. Recht, N. Fichtenbaum, S. Keller, S. P. DenBaars, and U. K. Mishra, "Deep
submicron AlGaN/GaN HEMTs with ion implanted source/drain regions and non-alloyed
ohmic contacts." IEEE Electron. Lett., vol. 43, no. 25, pp. 1466-1467, Dec. 2007.
[7] D. F. Storm, D. S. Katzer, S. C. Binari, E. R. Glaser, B. V. Shanabrook, and J. A. Roussos,
"Reduction of buffer layer conduction near plasma-assisted molecular-beam epitaxy grown
GaN/AlN interfaces by beryllium doping," Appl. Phys. Lett., vol. 81, no. 20, pp. 3819-3821,
Nov. 2002.
[8] T. Palacios, A. Chakraborty, S. Heikman, S. Keller, S. P. DenBaars, and U. K. Mishra,
"AlGaN/GaN high electron mobility transistors with InGaN back-barriers," IEEE Electron
Dev. Lett., vol. 27, no. 1, pp. 13-15, Jan. 2006.
173
[9] P. H. Ladbrooke and S. R. Blight, "Low-field low-frequency dispersion of
transconductance in GaAs MESFET's with implications for other rate-dependent
anomalies," IEEE Trans. Electron. Devices, vol. 35, no. 3, pp. 257-267, Mar. 1988.
[10] G. Meneghesso, A. Paccagnella, Y. Haddab, C. Canali, and E. Zanoni, "Evidence of
interface trap creation by hot-electrons in AlGaAs/GaAs high electron mobility transistors,"
Appl. Phys. Lett., vol. 69, no. 10, pp. 1411-1413, Sept. 1996.
174
175
176
Appendix 1. Scattering Parameter Conversion Rules
The relationships between S-parameter and Z-, Y-, and H-parameters are listed below. The Z'-,
Y'-, and H'-parameters are normalized values with respect to a characteristic impedance Zo from
the actual Z-, Y-, and H-parameters. Most microwave systems have a characteristic impedance of
Zo = 50 Q, and therefore the conversion rules must take Zo into account. By normalizing the
scattering parameters, impedance and admittance can be plotted on the same Smith Chart which
makes it easy to interpret the system.
0 Normalization
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Appendix 2. Process Flow for High Frequency GaN HEMTs
Mesa isolation
- Solvent cleaning (Acetone - Methanol - IPA)
- Photolithography
(OCG825 Spin 5/30s@750/3000 rpm, Exp. 5s@Low-Vac contact, Dev. 2m@OCG934)
- Mesa etching (ECR-RIE 600s@BC 3/Cl 2 = 20/5 sccm, ECR/RF = 50/25 W)
- PR removal (Acetone)
Ohmic contact
- Solvent cleaning (Acetone - Methanol - IPA)
- Photolithography
(AZ5214 Spin 5/30s@750/4000rpm, Exp. 5s@Hard contact, 2m@ 1 15'C, Exp. 80s, Dev.
2m@422MIF)
- Metal evaporation (Si/Ge/Ti/A1/Ni/Au = 20/20/200/1000/250/500 A)
- Lift off (Acetone)
- RTA (30s@820 C)
Optical gate contact / Pad
- Solvent cleaning (Acetone - Methanol - IPA)
- Photolithography
(AZ5214 Spin 5/30s@750/4000rpm, Exp. 5s@Hard contact, 2m@ 1 15'C, Exp. 80s, Dev.
2m@422MIF)
- Metal evaporation (Ni/Au = 200/2300 A)
- Lift off (Acetone)
E-beam gate contact (T-gate in Chapter 3)
- Solvent cleaning (Acetone - Methanol - IPA)
- E-beam lithography
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(ZEP/PMGI/ZEP Spin 60s@3000rpm each -+ 60s@ 180'C, Head Exp. 30 keV/20ptm
aperture/Dose 125, Dev. 90s@MIBK:MEK=1:1 -> 30s@CD26, Foot Exp. 30 keV/30im
aperture/Dose 400, Dev. 90s@MIBK:IPA=1:3 at 0 ~ 5'C )
- Gate recess (ECR-RIE, BCl 3/Cl2 = 15/5 sccm, ECR/RF = 100/75 V)
- Metal evaporation (Ni/Au = 200/2300 A)
- Lift off (NMP)
E-beam gate contact (A-gate in Chapter 4)
- Solvent cleaning (Acetone - Methanol - IPA)
- E-beam lithography
(ZEP Spin 60s@3000rpm --* 60s@ 180'C, Exp. 30 keV/30gm aperture/Dose 400, Dev.
90s@MIBK:IPA=1:3 at 0 ~ 5C)
- A120 3 passivation (ALD A12 0 3 = 100 A@80 C)
- Gate recess (ECR-RIE, BCL3/Cl2 = 15/5 sccm, ECR/RF = 100/75 V)
- 02 plasma treatment (Asher 10m@800W)
- Metal evaporation (Ni/Au = 100/700 A)
- Lift off (NMP)
Passivation
- Solvent cleaning (Acetone - Methanol - IPA)
- Passivation (ALD A12 0 3 = 250 A)
- Photolithography
(OCG825 Spin 5/30s@750/3000 rpm, Exp. 5s@Low-Vac contact, Dev. 2m@OCG934)
- Pad open (ECR-RIE 400s@BC 3/Cl 2 = 15/5 sccm, ECR/RF = 100/75 V)
- PR removal (Acetone)
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Appendix 3. Process flow for Si MOSFETs and GaN HEMTs
[Si MOSFET]
A. Active Region
1. RCA Piranha (5min)
Acid-hood + 1:50 HF:H 20 (15sec)
+ 1:1:6 HC1:H 2 02:H20 (5min)
2. Field oxide depo. Tube 3000 A
(or sts-CVD)
3. Coat PR on front side Coater OCG825 Ipm
4. Bake Hotplate 5m@110'C
5. Remove oxide from Acid-hood BOE dip
backside
6. Remove PR by Piranha Acid-hood Piranha (10min)
7. Coat PR Coater OCG825 1pm
8. Bake Hotplate 5m@110'C
9. Pattern Active Ksaligner 2 Hard contact, 30s
10. Develop PR Photo-wet-r 2m 30s in OCG934 1:1
11. Etch Field oxide-step 1 Plasmaquest Cl2 or SF 6 plasma
(leave 500 A) (or stsl)
12. Remove PR by Piranha Acid-hood Piranha (10min)
13. Etch Field oxide-step2 Acid-hood 1:50 HF:H 20 (depends on etch rate)
(remove 500 A oxide)
B. Gate / Gx / Implantation
1. RCA Piranha (5min)
Acid-hood + 1:50 HF:H 20 (15sec)
+ 1:1:6 HCl:H 20 2:H 20 (5min)
2. Gate Oxide depo. Tube 100 A
(or sts-CVD)
3. Poly (undoped) depo. Tube 1500 A
(or eBeamAu)
4. Coat PR on front side Coater OCG825 Ip m
5. Bake Hotplate 5m@110'C
6. Remove Poly from XeF2 Selective over underneath Gate
backside Oxide
7. Remove Gate Oxide Acid-hood BOE dip
from backside
8. Remove PR by Piranha Acid-hood Piranha (10min)
9. Coat PR Coater OCG825 1 pm
10. Bake Hotplate 5m@110'C
11. Pattern Gate Ksaligner 2 Hard contact, 30s
12. Develop PR Photo-wet-r 2m 30s in OCG934 1:1
13. Etch Poly-stepI Plasmaquest Cl 2 or SF 6 plasma(or sts1)
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14. Etch Poly-step 2 XeF 2  Selective over underneath Gate
Oxide
15. Remove PR by Piranha Acid-hood Piranha (10min)
16. Implantation (Gate,
Drain, & Source) Innovion
[GaN HEMT]
A. GaN Field Exposure
1. Solvent Cleaning Photo-wet-r Acetone - Methanol - Iso
2. Coat PR Coater OCG825 1im
3. Bake Hotplate 5min@110'C
4. Pattern GaN Field Ksaligner 2 Hard contact, 30s
5. Develop PR Photo-wet-r 2m 30s in OCG934 1:1
6. Etch Oxide/Si/HSQ sts 1 SF 6 plasma (GaN is a etch stop layer)
7. Etch HSQ residue Acid-hood BOE dip
8. Remove PR Photo-wet-r Acetone (or NMP) with ultrasonic
B. Source/Drain
1. Solvent Cleaning Photo-wet-r Acetone - Methanol - Iso
2. Coat PR Coater AZ5214 (image reversal)
3. Bake Hotplate 5min@110 C
4. Pattern S/D Ksaligner 2 Hard contact, 30s
5. 2 "a Bake Hotplate 2min@ 110 C
6. Flood exposure Ksaligner 2 Hard contact, 180s
7. Develop PR Photo-wet-r 2min in 422MF
8. Descum Asher 5min@ 1000W
9. Oxide strip Acid-hood 1:3 HCl:H 20 (1min)
10. S/D metal depo. eBeamFP Ti/Al/Ni/Au = 200/1000/250/500 A
11. Lift-off Photo-wet-r Acetone (overnight)
12. Solvent Cleaning Photo-wet-r Acetone - Methanol - Iso
13. RTA RTA35 30sec@870'C
(S/D ohmic contact & Activation)
C. Mesa Isolation
1. Solvent Cleaning Photo-wet-r Acetone - Methanol - Iso
2. Coat PR Coater OCG825 1pm
3. Bake Hotplate 5min@110'C
4. Pattern Mesa Ksaligner 2 Hard contact, 30s
5. Develop PR Photo-wet-r 2m 30s in OCG934 1:1
6. Etch GaN (1800 A) Plasmaquest C12/BCl 3 plasma
7. Remove PR Photo-wet-r Acetone (or NMP) with ultrasonic
D. Gate
1. Solvent Cleaning Photo-wet-r Acetone - Methanol - Iso
2. Coat PR Coater AZ5214 (image reversal)
3. Bake Hotplate 5min@110 C
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4. Pattern Gate Ksaligner 2 Hard contact, 30s
5. 2 Bake Hotplate 2min@ 1 10 C
6. Flood exposure Ksaligner 2 Hard contact, 180s
7. Develop PR Photo-wet-r 2min in 422MIF
8. Descum Asher 5min@ 1000W
9. Gate metal depo. eBeamFP Ni/Au/Ni = 300/2000/500 A
10. Lift-off Photo-wet-r Acetone (overnight)
[Pad]
A. Via
1. Solvent Cleaning Photo-wet-r Acetone - Methanol - Iso
2. Descum Asher 5min@ 1000W
3. Oxide strip Acid-hood 1:3 HCl:H 20 (1min)
4. Passivation (ILD) sts-CVD SiO2 or SiN 5000 A
5. Coat PR Coater AZ5214 (image reversal)
6. Bake Hotplate 5min@110 C
7. Pattern Via Ksaligner 2 Hard contact, 30s
8. Develop PR Photo-wet-r 2m 30s in OCG934 1:1
9. Etch Via- step1 Plasmaquest Cl2 or SF 6 plasma(or sts 1)
10. Etch Via- step2 Acid-hood BOE
11. Remove PR Photo-wet-r Acetone (or NMP) with ultrasonic
B. Pad
1. Premetal cleaning Acid-hood Piranha (10min)
+ 1:50 HF:H 2 0 (15sec)
2. Pad metal depo. eBeamFP Ti/Al = IOOOA / 1pm
3. Coat PR Coater AZ5214 (image reversal)
4. Bake Hotplate 5min@ 1 100 C
5. Pattern Pad Ksaligner 2 Hard contact, 30s
6. Develop PR Photo-wet-r 2m 30s in OCG934 1:1
7. Etch Pad metal Acid-hood Ti/Al etchant
8. Remove PR Photo-wet-r Acetone (or NMP) with ultrasonic
9. Sinter Tube 30m@400'C
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